Mallathahally, Bangalore, India 1 2

Size: px
Start display at page:

Download "Mallathahally, Bangalore, India 1 2"

Transcription

1 7 IMPLEMENTATION OF HIGH PERFORMANCE BINARY SQUARER PRADEEP M C, RAMESH S, Department of Electroncs and Communcaton Engneerng, Dr. Ambedkar Insttute of Technology, Mallathahally, Bangalore, Inda pradeepmc@gmal.com, rameshs.hullepura@gmal.com ABSTRACT In moble drven market to carry-on wth present technology hgh speed applcaton requres faster methods of square archtecture. In ths work hgh performance bnary number squarer usng the concept of mathematc sutras s presented. multpler and bnary adder crcuts are used for the desgn of squarng crcut archtecture. Dfferent optmzatons are presented to desgn squarer crcut archtecture to have low power and hgh speed. Optmzatons are carred-out by Partal Product (PP) foldng method and rearrangement of the PPs. The proposed squarer crcut s syntheszed usng Xln. verson tool for Feld Programmable Gate Array (FPGA) flow and Cadence. verson tool for Applcaton Specfc Integrated Crcut (ASIC) flow for the analyss of dynamc power consumpton and propagaton delay and the desgn s smulated usng Modelsm 6.5 verson tool for functonal verfcaton. Keywords: ASIC flow, Bnary Adder, FPGA flow, mathematcs. INTRODUCTION Square s an arthmetc crcut used n some specal processors such as Dgtal Sgnal Processng (DSP) [][]. Specalzed squarng crcuts have been proposed for DSP applcatons such as mage compresson, pattern recognton etc..., [][4]. Squarng operatons s specal multplcaton operaton whch has two equal operands. So a multpler wth two equal nputs can be used as squarng crcut. But n some arthmetc processors due to the ncreased delay and power whch s caused by usng the multpler crcut as squarer, a specal squarer crcut can be desgned for squarng operaton. In ths paper, archtecture used to desgn squarng of a bnary number s eplored to create a crcut usng sutras. By usng sutras the overall processor performance can be mproved for many applcatons. Therefore the goal s to create a squarng archtecture that s comparable n speed and power than a desgn usng standard multpler. Ths paper s organzed as follows. In secton, the overvew of related work s brefly revewed. In secton, the proposed squarer archtecture s dscussed. The performance of proposed squarer archtecture s compared wth estng squarer archtecture wth results and dscusson n secton 4. Fnally, a bref concluson s gven s secton 5.. RELATED WORK mathematcs was redscovered from the ancent Indan scrptures between 9 and 98 by Sr Bharat Krshna Trtha (884-96), a scholar of Sanskrt, mathematcs, hstory and phlosophy [5]. He studed these ancent tets for years and after careful nvestgaton, was able to reconstruct a seres of mathematcal formulae called sutras. mathematcs s the name gven to the ancent system of mathematcs, or, to be precse, a unque technque of calculatons based on smple rules and prncples wth whch any mathematcal problem can be solved be t arthmetc, algebra, geometry or trgonometry [6]. The system s based on 6 sutras or aphorsms, whch were actually word formulae descrbng natural ways of solvng a whole range of mathematcal problems. One of the sutras of mathematcs mpled for multplcaton s Urdhava Tryakbhyam (vertcal and cross wre) [7] whch s also the foundaton of the proposed desgn. It s based on a concept through whch the generaton of all Partal Products (PP) can be done wth the concurrent addton of these PPs. The parallelsm n generaton of PPs and ther summaton s obtaned by vertcal and cross wre multplcaton and addton. Varous eamples and mplementaton of Urdhava Tryakbhyam sutra s dscussed n [7]. In multpler the Partal Product Generaton (PPG) and addtons are done concurrently. Ths feature makes t more attractve for bnary multplcatons. In most of the computatons the multpler unt s used to compute the square of an operand. Snce squarer s a specal case of multplcaton a dedcated squarng hardware wll sgnfcantly mprove the computaton tme. A comparson between and conventonal multpler s dscussed n [8]. Urdhava Tryakbhyam sutra of mathematcs s used for the multpler desgn. Ths referred paper conclude that conventonal and methods are computatonally same and dfference between the two les n mplementaton strategy because of whch multpler has mproved effcency. Smlar work s descrbed n [9]. and squarer were desgned usng Urdhava Tryakbhyam sutra and duple property. Ths desgn shows that mathematcal methods are computatonally faster and

2 7 easy to perform than conventonal method. A bnary number squarer s descrbed n []. Here, one multpler and two squarng unt s mplemented usng Urdhava Tryakbhyam sutra to desgn squarer crcut, to have reduced delay. Ths squarer s proved to have mproved effcency n terms of speed. Ths work attempts to formulate an nteractve general strategy for desgnng and mplementaton of squarer based on prncples of mathematcs.. PROPOSED SQUARER ARCHITECTURE. Archtecture The proposed squarer uses multpler module for ts computaton. The proposed multpler s desgned usng Urdhava Tryakbhyam sutra. The Partal Products (PP) of 4 4 multpler usng Urdhava Tryakbhyam sutra s shown n Fg.. As shown n Fg. the PPs are grouped nto four (n/) multpler modules and they are added usng Carry Save Adder (CSA) to produce the fnal multpler products. The block dagram of Urdhava multpler s shown n Fg.. Three nput CSA s used n the archtecture. Frst [(n-((n/) +)) to ]-bt resultant product s obtaned by takng [n-((n/) +) to ]-bt result of frst multpler module drectly. Whle the remanng resultant bts [(n-) to (n-(n/))] s obtaned by the sum produced by CSA. Snce only CSA s used n the archtecture there s a consderable amount of reducton n power consumpton and overall propagaton delay than the work proposed n []. Fg.. Partal products of 4 4 vedc multpler usng urdhava tryakbhyam sutra. n= no. of bts a[(n-):n/] b[(n-):n/] a[(n-):n/] b[(n/-):] a[(n/-):] b[(n-):n/] a[(n/)-):] b[(n/)-):] p[(n-):] p[(n-):] p[(n-):] p[(n-):] { & & p[(n-):]} { & & p[(n-):]} {p[(n-):]& po[(n-):(n- (n/))]} [n+(n/)]-bt Carry Save Adder p[(n-) to (n-(n/))] p[n-((n/)+) to ] Fg.. Block dagram of urdhava multpler. Squarer Archtecture The squarer archtecture presented here conssts of three dfferent optmzatons. The three optmzatons are based on Partal Product [PP] foldng technque and PP re-arrangement technque. In each of the optmzaton the archtecture s composed of two (n/) bt square module and one (n/) bt multpler module and the results of these three modules s added usng Carry Save Adder (CSA). In the frst optmzaton usng the Urdhava Tryakbhyam sutra the PPs of squarer s wrtten as shown n Fg.. The PPs are grouped nto two (n/) square modules and one (n/) multpler module. In the multpler module we observe that PPs appear twce. Instead of usng two multpler modules, only one multpler module s utlzed by appendng zero at the Least Sgnfcant Bt (LSB) sde of the multpler module result whch s equvalent to addng two multpler modules havng smlar PPs.

3 7 Fg.. Partal products of 4 4 vedc squarer usng urdhava tryakbhyam sutra. The results of multpler and squarer modules are added usng Carry-Look-Ahead (CLA) adder. The block dagram of optmzaton one s shown n Fg.4. As shown n the block dagram frst [((n/)-) to ]-bt of fnal product s obtaned by drectly takng the [((n/)-) to ]-bt result of frst squarer module (Least Sgnfcant Bt (LSB)-bts squarer). The result of the second squarer (Most Sgnfcant Bt (MSB)-bts squarer) s concatenated wth remanng bts of frst squarer and t s added wth multpler module results by concatenatng ((n/)-) zeros at the MSB sde and one zero at the LSB sde. The sum produced by CLA adder gves the remanng [(n- ) to (n/)]-bt product. X[(n-) to ] n= No. of bts. X[(n-) to (n/)] X[(n/)- to ] MSB-bts LSB-bts P[(n-) to ] Square Square P[(n-) to ] [(n/)*(n/)]-bt P[(n-) to ] {[(n/)-] zeros & p[(n-) to ] & } {p[(n-) to ] & p[(n-) to (n/)]} [n+(n/)]-bt CLA Adder P[(n-) to (n/)] P[(n/)-) to ] ](n/)] Fg.4. Block dagram of n-bt vedc squarer for optmzaton one. In the second optmzaton the PPs shown n Fg. are reduced as X X = X X. The PPs havng smlar denttes can be combned as, + = () The reduced PPs usng Equaton () s shown n Fg.5. As done n optmzaton one the reduced PPs are grouped nto two (n/) square module and one (n/) multpler module. Snce the PPs are reduced only one multpler module s used and appendng of s elmnated as two multpler module was used n optmzaton one whch was done by appendng at the LSB sde. (a) (b) Fg.5. Reduced 4 4 vedc squarer partal products usng foldng technque: (a) before re-arrangement of partal products (b) after re-arrangement of partal products.

4 7 The block dagram of optmzaton two s shown n Fg.6. In optmzaton two [(n/) to ] bt of fnal product s drectly taken from frst squarer module. As done n optmzaton one the second square module result s concatenated wth remanng bt of frst squarer module and t s added wth multpler module result by appendng at MSB sde. In optmzaton two due to reduced PPs and usng (n+(n/)-)-bt adder there s consderable amount of reducton n power consumpton and propagaton delay as compared to optmzaton one as (n+ (n/)) bt CLA adder s used. X[(n-) to ] n= No. of bts. X[(n-) to (n/)] X[(n/)- to ] LSB-bts LSB-bts P[(n-) to ] Square Square P[(n-) to ] [(n/)*(n/)]-bt P[(n-) to ] { & p[(n-) to ] } {p[(n-) to ] & p[(n-) to (n/)+} [n+(n/)-]-bt CLA Adder P[(n-) to ((n/)+)] P[(n/)) to ] Fg.6. Block dagram of n-bt vedc squarer for optmzaton (n/)] two and three. In optmzaton three the PPs are further reduced usng Equaton (), Equaton () and Equaton (4), + = = = ( - ) + As done n frst two optmzatons the PPs are grouped nto two (n/) square modules and one (n/) multpler module. As done n optmzaton two the results of squarer and multpler are added usng (n+ ((n/)-)-bt CLA adder. Due to further reducton n depth of PPs there s a sgnfcant reducton n power consumpton as well as propagaton delay as compared to frst two optmzatons. The reduced partal products for 4 4 squarer usng optmzaton three s shown n Fg.7 and ts block dagram s shown n Fg.6. () () (4) Fg.7. Reduced 4 4 vedc squarer partal products usng Equaton (4). 4. RESULTS AND DISCUSSION Squarer for 4-bt, 8-bt and 6-bt were desgned for both estng [] and optmzed methods. Three optmzatons (optmzaton, optmzaton and optmzaton ) were performed n the optmzed method. The desgned squarer were smulated usng Modelsm tool of verson 6.5 for functonal verfcaton and syntheszed usng Cadence RTL compler tool of verson. wth 8nm standard cell technology lbrary and Xln tool of verson. (Verte 7 famly wth speed grade of -) for dynamc power and propagaton delay analyss. The smulaton result for the proposed 4-bt, 8-bt and 6-bt squarer s shown n Fg. 8 to.

5 74 Smulaton result n Fg. 8 to s shown for varous possble nput combnatons. As shown n Fg.8 s a 4- bt nput and p s the output (square of nput ) whch results n 8-bt bnary number. Smlarly as shown n Fg.9 s an 8-bt nput and p s the output whch results n 6-bt bnary number and n Fg. s a 6-bt nput and p s the output whch results n -bt bnary number. Block dagram of 4-bt, 8-bt and 6-bt squarer for optmzaton three s shown n Fg. to. As shown n block dagram s the nput gven to squarer module and p s output of the squarer module, q and q are squarer modules, and m s multpler module and l, l are the adder module. The performance of the proposed squarer desgn for 4-bt, 8-bt and 6-bt s shown n Table [,,, 4, 5, and 6]. Percentage mprovement n the Table [,,, 4, 5, and 6] s calculated for optmzaton three squarer wth respect to estng squarer []. The comparson results n Table [,,, 4, 5 and 6] shows that the proposed squarng archtecture not only consumes less power but also performs hgh speed than squarer desgn n []. Table. Synthess Result of 4-bt Squarer n ASIC flow Parameters Propagaton Dynamc Estng [].77. Optmzaton-.. Optmzaton-.77. Optmzaton % Improvement Table. Synthess Result of 8-bt Squarer n ASIC flow Parameters Propagaton Dynamc Estng [] 7.. Optmzaton Optmzaton Optmzaton % Improvement Table. Synthess Result of 6-bt Squarer n ASIC flow Parameters Propagaton Dynamc Estng [] Optmzaton Optmzaton Optmzaton % Improvement Table 4. Synthess Result of 4-bt Squarer n FPGA flow Parameters Propagaton Dynamc Estng [] Optmzaton Optmzaton Optmzaton % Improvement Table 5. Synthess Result of 8-bt Squarer n FPGA flow Parameters Propagaton Dynamc Estng [].8.56 Optmzaton Optmzaton Optmzaton % Improvement 4..9

6 75 Table 6. Synthess Result of 6-bt Squarer n FPGA flow Parameters Propagaton Dynamc Estng [] Optmzaton Optmzaton Optmzaton % Improvement Fg.8. Smulaton results of 4-bt squarer Fg.9. Smulaton results of 8-bt squarer Fg.. Smulaton results of 6-bt squarer Fg.. Block dagram of optmzaton three 4-bt squarer Fg.. Block dagram of optmzaton three 8-bt squarer

7 76 Fg.. Block dagram of optmzaton three 6-bt squarer 5. CONCLUSION The focus of ths work s to acheve optmzed and realstc squarer archtecture. The overall performance of the proposed squarer s proved to ehbt mproved effcency n terms of propagaton delay and dynamc power reducton. Due to factors of low power and hgh speed the proposed squarer can be used for DSP and cryptography applcatons whch nvolve tme consumng processes lke squarng. The proposed squarer desgn s smulated and syntheszed for 4-bt, 8-bt and 6-bt and t can be etended for hgher number of bts of unsgned numbers. The tabulated result shows that for the optmzed 6-bt squarer the overall propagaton delay s reduced by 4.99% and dynamc power by.76% for ASIC flow and smlarly 7.7% and 9.8% for FPGA flow when compared wth estng squarer desgn []. REFERENCES [] Johnny Phl and Enar J (996), A multpler and squarer generator for hgh performance DSP applcatons, IEEE 9 th Mdwest Symposum on Crcuts and System, Ames, pp. 9-. [] Akhalesh K, Itawadya, Raesh Mahle, Vvek Patel and Dadan Kumar (), Desgn a DSP Operatons usng vedc mathematcs, IEEE Internatonal Conference on Communcatons and Sgnal Processng (ICCSP), Melmaruvathur, pp [] Hmanshu Thaplyal and M.B Srnvas (5), An effcent method of ellptc curve encrypton usng ancent Indan vedc mathematcs, IEEE 48th Mdwest Symposum on Crcuts and Systems, Covngton, pp [4] S.Kumaravel and Ramalatha Marmuthu (7), VLSI mplementaton of hgh performance RSA algorthm usng vedc mathematcs, IEEE Conference on Computatonal Intellgence and Multmeda Applcatons, Svakas, pp [5] [6] A.P Ncholas, J Pckles and K Wllams (98), Introductory Lectures on Mathematcs, Polytechnc of North London. [7] A.P Ncholas, K.R Wllams and J Pckles (), Applcatons of the mathematcs Sutra: Vertcally and Crosswre, Inspraton books, Thrd revsed edton, The mathematcs research group. [8] Parth Mehta and Dhanashr Gawal (9), Conventonal versus vedc mathematcal method for hardware mplementaton of a multpler, IEEE Internatonal Conference on Advances n Computng, Control, Telecommuncaton Technologes, Trvandrum, pp [9] Abheet Kumar, Dlp Kumar and Sddh (), Hardware mplementaton of 6*6 bt multpler and square usng vedc mathematcs, Internatonal Conference on Sgnal, Image and Vdeo Processng (ICSIVP), pp [] kabra Seth and Rutuparna Panda (), An mproved squarng crcut for bnary numbers, Internatonal ournal of advanced computer scence and applcatons, vol., No., pp. -5.

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.11 No.2, February 211 61 FPGA Based Fxed Wdth 4 4, 6 6, 8 8 and 12 12-Bt Multplers usng Spartan-3AN Muhammad H. Ras and Mohamed H.

More information

RADIX-10 PARALLEL DECIMAL MULTIPLIER

RADIX-10 PARALLEL DECIMAL MULTIPLIER RADIX-10 PARALLEL DECIMAL MULTIPLIER 1 MRUNALINI E. INGLE & 2 TEJASWINI PANSE 1&2 Electroncs Engneerng, Yeshwantrao Chavan College of Engneerng, Nagpur, Inda E-mal : mrunalngle@gmal.com, tejaswn.deshmukh@gmal.com

More information

A Binarization Algorithm specialized on Document Images and Photos

A Binarization Algorithm specialized on Document Images and Photos A Bnarzaton Algorthm specalzed on Document mages and Photos Ergna Kavalleratou Dept. of nformaton and Communcaton Systems Engneerng Unversty of the Aegean kavalleratou@aegean.gr Abstract n ths paper, a

More information

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers IOSR Journal of Electroncs and Communcaton Engneerng (IOSR-JECE) e-issn: 78-834,p- ISSN: 78-8735.Volume 9, Issue, Ver. IV (Mar - Apr. 04), PP 0-07 Content Based Image Retreval Usng -D Dscrete Wavelet wth

More information

CHAPTER 4 PARALLEL PREFIX ADDER

CHAPTER 4 PARALLEL PREFIX ADDER 93 CHAPTER 4 PARALLEL PREFIX ADDER 4.1 INTRODUCTION VLSI Integer adders fnd applcatons n Arthmetc and Logc Unts (ALUs), mcroprocessors and memory addressng unts. Speed of the adder often decdes the mnmum

More information

Newton-Raphson division module via truncated multipliers

Newton-Raphson division module via truncated multipliers Newton-Raphson dvson module va truncated multplers Alexandar Tzakov Department of Electrcal and Computer Engneerng Illnos Insttute of Technology Chcago,IL 60616, USA Abstract Reducton n area and power

More information

An Optimal Algorithm for Prufer Codes *

An Optimal Algorithm for Prufer Codes * J. Software Engneerng & Applcatons, 2009, 2: 111-115 do:10.4236/jsea.2009.22016 Publshed Onlne July 2009 (www.scrp.org/journal/jsea) An Optmal Algorthm for Prufer Codes * Xaodong Wang 1, 2, Le Wang 3,

More information

FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator

FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator The 5th Internatonal Conference on Electrcal Engneerng and Informatcs 25 August -, 25, Bal, Indonesa FPGA Implementaton of CORDIC Algorthms for Sne and Cosne Generator Antonus P. Renardy, Nur Ahmad, Ashbr

More information

Area Efficient Self Timed Adders For Low Power Applications in VLSI

Area Efficient Self Timed Adders For Low Power Applications in VLSI ISSN(Onlne): 2319-8753 ISSN (Prnt) :2347-6710 Internatonal Journal of Innovatve Research n Scence, Engneerng and Technology (An ISO 3297: 2007 Certfed Organzaton) Area Effcent Self Tmed Adders For Low

More information

FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER

FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER A Dssertaton Submtted In Partal Fulflment of the Requred for the Degree of MASTER OF TECHNOLOGY In VLSI Desgn Submtted By GEETA Roll no. 601361009

More information

High-Boost Mesh Filtering for 3-D Shape Enhancement

High-Boost Mesh Filtering for 3-D Shape Enhancement Hgh-Boost Mesh Flterng for 3-D Shape Enhancement Hrokazu Yagou Λ Alexander Belyaev y Damng We z Λ y z ; ; Shape Modelng Laboratory, Unversty of Azu, Azu-Wakamatsu 965-8580 Japan y Computer Graphcs Group,

More information

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation IOSR Journal of VLSI and Sgnal Processng (IOSR-JVSP) Volume, Issue 5 (May. Jun. 013), PP 09-16 e-issn: 319 400, p-issn No. : 319 4197 www.osrjournals.org A New Memory Reduced Radx-4 CORDIC Processor For

More information

Load Balancing for Hex-Cell Interconnection Network

Load Balancing for Hex-Cell Interconnection Network Int. J. Communcatons, Network and System Scences,,, - Publshed Onlne Aprl n ScRes. http://www.scrp.org/journal/jcns http://dx.do.org/./jcns.. Load Balancng for Hex-Cell Interconnecton Network Saher Manaseer,

More information

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching A Fast Vsual Trackng Algorthm Based on Crcle Pxels Matchng Zhqang Hou hou_zhq@sohu.com Chongzhao Han czhan@mal.xjtu.edu.cn Ln Zheng Abstract: A fast vsual trackng algorthm based on crcle pxels matchng

More information

Enhanced AMBTC for Image Compression using Block Classification and Interpolation

Enhanced AMBTC for Image Compression using Block Classification and Interpolation Internatonal Journal of Computer Applcatons (0975 8887) Volume 5 No.0, August 0 Enhanced AMBTC for Image Compresson usng Block Classfcaton and Interpolaton S. Vmala Dept. of Comp. Scence Mother Teresa

More information

Parallelism for Nested Loops with Non-uniform and Flow Dependences

Parallelism for Nested Loops with Non-uniform and Flow Dependences Parallelsm for Nested Loops wth Non-unform and Flow Dependences Sam-Jn Jeong Dept. of Informaton & Communcaton Engneerng, Cheonan Unversty, 5, Anseo-dong, Cheonan, Chungnam, 330-80, Korea. seong@cheonan.ac.kr

More information

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs Proceedngs of the World Congress on Engneerng 2011 Vol II, July 6-8, 2011, London, U.K. Resource Effcent Desgn and Implementaton of Standard and Truncated Multplers usng FPGAs Muhammad H. Ras, Member,

More information

Course Introduction. Algorithm 8/31/2017. COSC 320 Advanced Data Structures and Algorithms. COSC 320 Advanced Data Structures and Algorithms

Course Introduction. Algorithm 8/31/2017. COSC 320 Advanced Data Structures and Algorithms. COSC 320 Advanced Data Structures and Algorithms Course Introducton Course Topcs Exams, abs, Proects A quc loo at a few algorthms 1 Advanced Data Structures and Algorthms Descrpton: We are gong to dscuss algorthm complexty analyss, algorthm desgn technques

More information

Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier

Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier Floatng-Pont Dvson Algorthms for an x86 Mcroprocessor wth a Rectangular Multpler Mchael J. Schulte Dmtr Tan Carl E. Lemonds Unversty of Wsconsn Advanced Mcro Devces Advanced Mcro Devces Schulte@engr.wsc.edu

More information

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009.

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009. Farrukh Jabeen Algorthms 51 Assgnment #2 Due Date: June 15, 29. Assgnment # 2 Chapter 3 Dscrete Fourer Transforms Implement the FFT for the DFT. Descrbed n sectons 3.1 and 3.2. Delverables: 1. Concse descrpton

More information

Improvement of Spatial Resolution Using BlockMatching Based Motion Estimation and Frame. Integration

Improvement of Spatial Resolution Using BlockMatching Based Motion Estimation and Frame. Integration Improvement of Spatal Resoluton Usng BlockMatchng Based Moton Estmaton and Frame Integraton Danya Suga and Takayuk Hamamoto Graduate School of Engneerng, Tokyo Unversty of Scence, 6-3-1, Nuku, Katsuska-ku,

More information

Mathematics 256 a course in differential equations for engineering students

Mathematics 256 a course in differential equations for engineering students Mathematcs 56 a course n dfferental equatons for engneerng students Chapter 5. More effcent methods of numercal soluton Euler s method s qute neffcent. Because the error s essentally proportonal to the

More information

Conditional Speculative Decimal Addition*

Conditional Speculative Decimal Addition* Condtonal Speculatve Decmal Addton Alvaro Vazquez and Elsardo Antelo Dep. of Electronc and Computer Engneerng Unv. of Santago de Compostela, Span Ths work was supported n part by Xunta de Galca under grant

More information

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data A Fast Content-Based Multmeda Retreval Technque Usng Compressed Data Borko Furht and Pornvt Saksobhavvat NSF Multmeda Laboratory Florda Atlantc Unversty, Boca Raton, Florda 3343 ABSTRACT In ths paper,

More information

Analysis of Min Sum Iterative Decoder using Buffer Insertion

Analysis of Min Sum Iterative Decoder using Buffer Insertion Analyss of Mn Sum Iteratve ecoder usng Buffer Inserton Saravanan Swapna M.E II year, ept of ECE SSN College of Engneerng M. Anbuselv Assstant Professor, ept of ECE SSN College of Engneerng S.Salvahanan

More information

F Geometric Mean Graphs

F Geometric Mean Graphs Avalable at http://pvamu.edu/aam Appl. Appl. Math. ISSN: 1932-9466 Vol. 10, Issue 2 (December 2015), pp. 937-952 Applcatons and Appled Mathematcs: An Internatonal Journal (AAM) F Geometrc Mean Graphs A.

More information

Dynamic Code Block Size for JPEG 2000

Dynamic Code Block Size for JPEG 2000 Dynamc Code Block Sze for JPEG 2000 Png-Sng Tsa a, Yann LeCornec b a Dept. of Computer Scence, Unv. of Texas Pan Amercan, 1201 W. Unv. Dr., Ednburg, TX USA 78539-2999; b Sgma Desgns, Inc., 1778 McCarthy

More information

Lecture 3: Computer Arithmetic: Multiplication and Division

Lecture 3: Computer Arithmetic: Multiplication and Division 8-447 Lecture 3: Computer Arthmetc: Multplcaton and Dvson James C. Hoe Dept of ECE, CMU January 26, 29 S 9 L3- Announcements: Handout survey due Lab partner?? Read P&H Ch 3 Read IEEE 754-985 Handouts:

More information

Solving two-person zero-sum game by Matlab

Solving two-person zero-sum game by Matlab Appled Mechancs and Materals Onlne: 2011-02-02 ISSN: 1662-7482, Vols. 50-51, pp 262-265 do:10.4028/www.scentfc.net/amm.50-51.262 2011 Trans Tech Publcatons, Swtzerland Solvng two-person zero-sum game by

More information

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware Draft submtted for publcaton. Please do not dstrbute Usng Delayed Addton echnques to Accelerate Integer and Floatng-Pont Calculatons n Confgurable Hardware Zhen Luo, Nonmember and Margaret Martonos, Member,

More information

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier Some materal adapted from Mohamed Youns, UMBC CMSC 611 Spr 2003 course sldes Some materal adapted from Hennessy & Patterson / 2003 Elsever Scence Performance = 1 Executon tme Speedup = Performance (B)

More information

Term Weighting Classification System Using the Chi-square Statistic for the Classification Subtask at NTCIR-6 Patent Retrieval Task

Term Weighting Classification System Using the Chi-square Statistic for the Classification Subtask at NTCIR-6 Patent Retrieval Task Proceedngs of NTCIR-6 Workshop Meetng, May 15-18, 2007, Tokyo, Japan Term Weghtng Classfcaton System Usng the Ch-square Statstc for the Classfcaton Subtask at NTCIR-6 Patent Retreval Task Kotaro Hashmoto

More information

The Codesign Challenge

The Codesign Challenge ECE 4530 Codesgn Challenge Fall 2007 Hardware/Software Codesgn The Codesgn Challenge Objectves In the codesgn challenge, your task s to accelerate a gven software reference mplementaton as fast as possble.

More information

Data Representation in Digital Design, a Single Conversion Equation and a Formal Languages Approach

Data Representation in Digital Design, a Single Conversion Equation and a Formal Languages Approach Data Representaton n Dgtal Desgn, a Sngle Converson Equaton and a Formal Languages Approach Hassan Farhat Unversty of Nebraska at Omaha Abstract- In the study of data representaton n dgtal desgn and computer

More information

Related-Mode Attacks on CTR Encryption Mode

Related-Mode Attacks on CTR Encryption Mode Internatonal Journal of Network Securty, Vol.4, No.3, PP.282 287, May 2007 282 Related-Mode Attacks on CTR Encrypton Mode Dayn Wang, Dongda Ln, and Wenlng Wu (Correspondng author: Dayn Wang) Key Laboratory

More information

Skew Angle Estimation and Correction of Hand Written, Textual and Large areas of Non-Textual Document Images: A Novel Approach

Skew Angle Estimation and Correction of Hand Written, Textual and Large areas of Non-Textual Document Images: A Novel Approach Angle Estmaton and Correcton of Hand Wrtten, Textual and Large areas of Non-Textual Document Images: A Novel Approach D.R.Ramesh Babu Pyush M Kumat Mahesh D Dhannawat PES Insttute of Technology Research

More information

Configuration Management in Multi-Context Reconfigurable Systems for Simultaneous Performance and Power Optimizations*

Configuration Management in Multi-Context Reconfigurable Systems for Simultaneous Performance and Power Optimizations* Confguraton Management n Mult-Context Reconfgurable Systems for Smultaneous Performance and Power Optmzatons* Rafael Maestre, Mlagros Fernandez Departamento de Arqutectura de Computadores y Automátca Unversdad

More information

Hermite Splines in Lie Groups as Products of Geodesics

Hermite Splines in Lie Groups as Products of Geodesics Hermte Splnes n Le Groups as Products of Geodescs Ethan Eade Updated May 28, 2017 1 Introducton 1.1 Goal Ths document defnes a curve n the Le group G parametrzed by tme and by structural parameters n the

More information

Rapid Development of High Performance Floating-Point Pipelines for Scientific Simulation 1

Rapid Development of High Performance Floating-Point Pipelines for Scientific Simulation 1 Rapd Development of Hgh Performance Floatng-Pont Ppelnes for Scentfc Smulaton 1 G. Lenhart, A. Kugel and R. Männer Dept. for Computer Scence V, Unversty of Mannhem, B6-26B, D-68131 Mannhem, Germany {lenhart,kugel,maenner}@t.un-mannhem.de

More information

On Reconfiguration-Oriented Approximate Adder Design and Its Application

On Reconfiguration-Oriented Approximate Adder Design and Its Application On Reconfguraton-Orented Approxmate Adder Desgn and Its Applcaton Rong Ye, Tng Wang, Feng Yuan, Rakesh Kumar and Qang Xu Chk RElable Computng Laboratory (CRE) Department of Computer Scence & Engneerng

More information

Using Fuzzy Logic to Enhance the Large Size Remote Sensing Images

Using Fuzzy Logic to Enhance the Large Size Remote Sensing Images Internatonal Journal of Informaton and Electroncs Engneerng Vol. 5 No. 6 November 015 Usng Fuzzy Logc to Enhance the Large Sze Remote Sensng Images Trung Nguyen Tu Huy Ngo Hoang and Thoa Vu Van Abstract

More information

Detection of an Object by using Principal Component Analysis

Detection of an Object by using Principal Component Analysis Detecton of an Object by usng Prncpal Component Analyss 1. G. Nagaven, 2. Dr. T. Sreenvasulu Reddy 1. M.Tech, Department of EEE, SVUCE, Trupath, Inda. 2. Assoc. Professor, Department of ECE, SVUCE, Trupath,

More information

Parallel matrix-vector multiplication

Parallel matrix-vector multiplication Appendx A Parallel matrx-vector multplcaton The reduced transton matrx of the three-dmensonal cage model for gel electrophoress, descrbed n secton 3.2, becomes excessvely large for polymer lengths more

More information

Learning the Kernel Parameters in Kernel Minimum Distance Classifier

Learning the Kernel Parameters in Kernel Minimum Distance Classifier Learnng the Kernel Parameters n Kernel Mnmum Dstance Classfer Daoqang Zhang 1,, Songcan Chen and Zh-Hua Zhou 1* 1 Natonal Laboratory for Novel Software Technology Nanjng Unversty, Nanjng 193, Chna Department

More information

Evaluation of an Enhanced Scheme for High-level Nested Network Mobility

Evaluation of an Enhanced Scheme for High-level Nested Network Mobility IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.15 No.10, October 2015 1 Evaluaton of an Enhanced Scheme for Hgh-level Nested Network Moblty Mohammed Babker Al Mohammed, Asha Hassan.

More information

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS ARPN Journal of Engneerng and Appled Scences 006-017 Asan Research Publshng Network (ARPN). All rghts reserved. NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS Igor Grgoryev, Svetlana

More information

Overview. Basic Setup [9] Motivation and Tasks. Modularization 2008/2/20 IMPROVED COVERAGE CONTROL USING ONLY LOCAL INFORMATION

Overview. Basic Setup [9] Motivation and Tasks. Modularization 2008/2/20 IMPROVED COVERAGE CONTROL USING ONLY LOCAL INFORMATION Overvew 2 IMPROVED COVERAGE CONTROL USING ONLY LOCAL INFORMATION Introducton Mult- Smulator MASIM Theoretcal Work and Smulaton Results Concluson Jay Wagenpfel, Adran Trachte Motvaton and Tasks Basc Setup

More information

Computational ghost imaging using a fieldprogrammable

Computational ghost imaging using a fieldprogrammable Computatonal ghost magng usng a feldprogrammable gate array IKUO HOSHI, * TOMOYOSHI SHIMOBABA, TAKASHI KAKUE, AND TOMOYOSHI ITO 1 Graduate School of Engneerng, Chba Unversty, 1-33, Yayo-cho, Inage-ku,

More information

UB at GeoCLEF Department of Geography Abstract

UB at GeoCLEF Department of Geography   Abstract UB at GeoCLEF 2006 Mguel E. Ruz (1), Stuart Shapro (2), June Abbas (1), Slva B. Southwck (1) and Davd Mark (3) State Unversty of New York at Buffalo (1) Department of Lbrary and Informaton Studes (2) Department

More information

Video Proxy System for a Large-scale VOD System (DINA)

Video Proxy System for a Large-scale VOD System (DINA) Vdeo Proxy System for a Large-scale VOD System (DINA) KWUN-CHUNG CHAN #, KWOK-WAI CHEUNG *# #Department of Informaton Engneerng *Centre of Innovaton and Technology The Chnese Unversty of Hong Kong SHATIN,

More information

Cluster Analysis of Electrical Behavior

Cluster Analysis of Electrical Behavior Journal of Computer and Communcatons, 205, 3, 88-93 Publshed Onlne May 205 n ScRes. http://www.scrp.org/ournal/cc http://dx.do.org/0.4236/cc.205.350 Cluster Analyss of Electrcal Behavor Ln Lu Ln Lu, School

More information

Analysis of Continuous Beams in General

Analysis of Continuous Beams in General Analyss of Contnuous Beams n General Contnuous beams consdered here are prsmatc, rgdly connected to each beam segment and supported at varous ponts along the beam. onts are selected at ponts of support,

More information

Load-Balanced Anycast Routing

Load-Balanced Anycast Routing Load-Balanced Anycast Routng Chng-Yu Ln, Jung-Hua Lo, and Sy-Yen Kuo Department of Electrcal Engneerng atonal Tawan Unversty, Tape, Tawan sykuo@cc.ee.ntu.edu.tw Abstract For fault-tolerance and load-balance

More information

An Application of the Dulmage-Mendelsohn Decomposition to Sparse Null Space Bases of Full Row Rank Matrices

An Application of the Dulmage-Mendelsohn Decomposition to Sparse Null Space Bases of Full Row Rank Matrices Internatonal Mathematcal Forum, Vol 7, 2012, no 52, 2549-2554 An Applcaton of the Dulmage-Mendelsohn Decomposton to Sparse Null Space Bases of Full Row Rank Matrces Mostafa Khorramzadeh Department of Mathematcal

More information

A Facet Generation Procedure. for solving 0/1 integer programs

A Facet Generation Procedure. for solving 0/1 integer programs A Facet Generaton Procedure for solvng 0/ nteger programs by Gyana R. Parja IBM Corporaton, Poughkeepse, NY 260 Radu Gaddov Emery Worldwde Arlnes, Vandala, Oho 45377 and Wlbert E. Wlhelm Teas A&M Unversty,

More information

A Secured Method for Image Steganography Based On Pixel Values

A Secured Method for Image Steganography Based On Pixel Values A Secured Method for Image Steganography Based On Pxel Values Tarun Gulat #, Sanskrt Gupta * # Assocate Professor, Electroncs and Communcaton Engneerng Department, MMEC, M.M.U., Mullana, Ambala, Haryana,

More information

A Load-balancing and Energy-aware Clustering Algorithm in Wireless Ad-hoc Networks

A Load-balancing and Energy-aware Clustering Algorithm in Wireless Ad-hoc Networks A Load-balancng and Energy-aware Clusterng Algorthm n Wreless Ad-hoc Networks Wang Jn, Shu Le, Jnsung Cho, Young-Koo Lee, Sungyoung Lee, Yonl Zhong Department of Computer Engneerng Kyung Hee Unversty,

More information

Complex Numbers. Now we also saw that if a and b were both positive then ab = a b. For a second let s forget that restriction and do the following.

Complex Numbers. Now we also saw that if a and b were both positive then ab = a b. For a second let s forget that restriction and do the following. Complex Numbers The last topc n ths secton s not really related to most of what we ve done n ths chapter, although t s somewhat related to the radcals secton as we wll see. We also won t need the materal

More information

Simulation Based Analysis of FAST TCP using OMNET++

Simulation Based Analysis of FAST TCP using OMNET++ Smulaton Based Analyss of FAST TCP usng OMNET++ Umar ul Hassan 04030038@lums.edu.pk Md Term Report CS678 Topcs n Internet Research Sprng, 2006 Introducton Internet traffc s doublng roughly every 3 months

More information

VISUAL SELECTION OF SURFACE FEATURES DURING THEIR GEOMETRIC SIMULATION WITH THE HELP OF COMPUTER TECHNOLOGIES

VISUAL SELECTION OF SURFACE FEATURES DURING THEIR GEOMETRIC SIMULATION WITH THE HELP OF COMPUTER TECHNOLOGIES UbCC 2011, Volume 6, 5002981-x manuscrpts OPEN ACCES UbCC Journal ISSN 1992-8424 www.ubcc.org VISUAL SELECTION OF SURFACE FEATURES DURING THEIR GEOMETRIC SIMULATION WITH THE HELP OF COMPUTER TECHNOLOGIES

More information

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011 9/8/2 2 Outlne Appendx C: The Bascs of Logc Desgn TDT4255 Computer Desgn Case Study: TDT4255 Communcaton Module Lecture 2 Magnus Jahre 3 4 Dgtal Systems C.2: Gates, Truth Tables and Logc Equatons All sgnals

More information

Problem Definitions and Evaluation Criteria for Computational Expensive Optimization

Problem Definitions and Evaluation Criteria for Computational Expensive Optimization Problem efntons and Evaluaton Crtera for Computatonal Expensve Optmzaton B. Lu 1, Q. Chen and Q. Zhang 3, J. J. Lang 4, P. N. Suganthan, B. Y. Qu 6 1 epartment of Computng, Glyndwr Unversty, UK Faclty

More information

An Accurate Evaluation of Integrals in Convex and Non convex Polygonal Domain by Twelve Node Quadrilateral Finite Element Method

An Accurate Evaluation of Integrals in Convex and Non convex Polygonal Domain by Twelve Node Quadrilateral Finite Element Method Internatonal Journal of Computatonal and Appled Mathematcs. ISSN 89-4966 Volume, Number (07), pp. 33-4 Research Inda Publcatons http://www.rpublcaton.com An Accurate Evaluaton of Integrals n Convex and

More information

Adaptive Energy and Location Aware Routing in Wireless Sensor Network

Adaptive Energy and Location Aware Routing in Wireless Sensor Network Adaptve Energy and Locaton Aware Routng n Wreless Sensor Network Hong Fu 1,1, Xaomng Wang 1, Yngshu L 1 Department of Computer Scence, Shaanx Normal Unversty, X an, Chna, 71006 fuhong433@gmal.com {wangxmsnnu@hotmal.cn}

More information

FPGA IMPLEMENTATION OF A PARALLEL PIPELINED HARDWARE GENETIC ALGORITHM (PPHGA) AND ITS APPLICATIONS IN FUNCTION APPROXIMATION

FPGA IMPLEMENTATION OF A PARALLEL PIPELINED HARDWARE GENETIC ALGORITHM (PPHGA) AND ITS APPLICATIONS IN FUNCTION APPROXIMATION FPGA IMPLEMENTATION OF A PARALLEL PIPELINED HARDWARE GENETIC ALGORITHM (PPHGA) AND ITS APPLICATIONS IN FUNCTION APPROXIMATION Ahmed I.Khadrag Hossam E. Mostafa Yasser Y. Hanaf Department of Computer Engneerng

More information

The Greedy Method. Outline and Reading. Change Money Problem. Greedy Algorithms. Applications of the Greedy Strategy. The Greedy Method Technique

The Greedy Method. Outline and Reading. Change Money Problem. Greedy Algorithms. Applications of the Greedy Strategy. The Greedy Method Technique //00 :0 AM Outlne and Readng The Greedy Method The Greedy Method Technque (secton.) Fractonal Knapsack Problem (secton..) Task Schedulng (secton..) Mnmum Spannng Trees (secton.) Change Money Problem Greedy

More information

Accounting for the Use of Different Length Scale Factors in x, y and z Directions

Accounting for the Use of Different Length Scale Factors in x, y and z Directions 1 Accountng for the Use of Dfferent Length Scale Factors n x, y and z Drectons Taha Soch (taha.soch@kcl.ac.uk) Imagng Scences & Bomedcal Engneerng, Kng s College London, The Rayne Insttute, St Thomas Hosptal,

More information

X- Chart Using ANOM Approach

X- Chart Using ANOM Approach ISSN 1684-8403 Journal of Statstcs Volume 17, 010, pp. 3-3 Abstract X- Chart Usng ANOM Approach Gullapall Chakravarth 1 and Chaluvad Venkateswara Rao Control lmts for ndvdual measurements (X) chart are

More information

For instance, ; the five basic number-sets are increasingly more n A B & B A A = B (1)

For instance, ; the five basic number-sets are increasingly more n A B & B A A = B (1) Secton 1.2 Subsets and the Boolean operatons on sets If every element of the set A s an element of the set B, we say that A s a subset of B, or that A s contaned n B, or that B contans A, and we wrte A

More information

Real-time Motion Capture System Using One Video Camera Based on Color and Edge Distribution

Real-time Motion Capture System Using One Video Camera Based on Color and Edge Distribution Real-tme Moton Capture System Usng One Vdeo Camera Based on Color and Edge Dstrbuton YOSHIAKI AKAZAWA, YOSHIHIRO OKADA, AND KOICHI NIIJIMA Graduate School of Informaton Scence and Electrcal Engneerng,

More information

Type-2 Fuzzy Non-uniform Rational B-spline Model with Type-2 Fuzzy Data

Type-2 Fuzzy Non-uniform Rational B-spline Model with Type-2 Fuzzy Data Malaysan Journal of Mathematcal Scences 11(S) Aprl : 35 46 (2017) Specal Issue: The 2nd Internatonal Conference and Workshop on Mathematcal Analyss (ICWOMA 2016) MALAYSIAN JOURNAL OF MATHEMATICAL SCIENCES

More information

A New Approach For the Ranking of Fuzzy Sets With Different Heights

A New Approach For the Ranking of Fuzzy Sets With Different Heights New pproach For the ankng of Fuzzy Sets Wth Dfferent Heghts Pushpnder Sngh School of Mathematcs Computer pplcatons Thapar Unversty, Patala-7 00 Inda pushpndersnl@gmalcom STCT ankng of fuzzy sets plays

More information

R s s f. m y s. SPH3UW Unit 7.3 Spherical Concave Mirrors Page 1 of 12. Notes

R s s f. m y s. SPH3UW Unit 7.3 Spherical Concave Mirrors Page 1 of 12. Notes SPH3UW Unt 7.3 Sphercal Concave Mrrors Page 1 of 1 Notes Physcs Tool box Concave Mrror If the reflectng surface takes place on the nner surface of the sphercal shape so that the centre of the mrror bulges

More information

A fast algorithm for color image segmentation

A fast algorithm for color image segmentation Unersty of Wollongong Research Onlne Faculty of Informatcs - Papers (Arche) Faculty of Engneerng and Informaton Scences 006 A fast algorthm for color mage segmentaton L. Dong Unersty of Wollongong, lju@uow.edu.au

More information

Lecture 5: Multilayer Perceptrons

Lecture 5: Multilayer Perceptrons Lecture 5: Multlayer Perceptrons Roger Grosse 1 Introducton So far, we ve only talked about lnear models: lnear regresson and lnear bnary classfers. We noted that there are functons that can t be represented

More information

Fast Computation of Shortest Path for Visiting Segments in the Plane

Fast Computation of Shortest Path for Visiting Segments in the Plane Send Orders for Reprnts to reprnts@benthamscence.ae 4 The Open Cybernetcs & Systemcs Journal, 04, 8, 4-9 Open Access Fast Computaton of Shortest Path for Vstng Segments n the Plane Ljuan Wang,, Bo Jang

More information

IMPACT OF RADIO MAP SIMULATION ON POSITIONING IN INDOOR ENVIRONTMENT USING FINGER PRINTING ALGORITHMS

IMPACT OF RADIO MAP SIMULATION ON POSITIONING IN INDOOR ENVIRONTMENT USING FINGER PRINTING ALGORITHMS IMPACT OF RADIO MAP SIMULATION ON POSITIONING IN INDOOR ENVIRONTMENT USING FINGER PRINTING ALGORITHMS Jura Macha and Peter Brda Unversty of Zlna, Faculty of Electrcal Engneerng, Department of Telecommuncatons

More information

Learning a Class-Specific Dictionary for Facial Expression Recognition

Learning a Class-Specific Dictionary for Facial Expression Recognition BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 16, No 4 Sofa 016 Prnt ISSN: 1311-970; Onlne ISSN: 1314-4081 DOI: 10.1515/cat-016-0067 Learnng a Class-Specfc Dctonary for

More information

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning Parallel Inverse Halftonng by Look-Up Table (LUT) Parttonng Umar F. Sddq and Sadq M. Sat umar@ccse.kfupm.edu.sa, sadq@kfupm.edu.sa KFUPM Box: Department of Computer Engneerng, Kng Fahd Unversty of Petroleum

More information

High level vs Low Level. What is a Computer Program? What does gcc do for you? Program = Instructions + Data. Basic Computer Organization

High level vs Low Level. What is a Computer Program? What does gcc do for you? Program = Instructions + Data. Basic Computer Organization What s a Computer Program? Descrpton of algorthms and data structures to acheve a specfc ojectve Could e done n any language, even a natural language lke Englsh Programmng language: A Standard notaton

More information

The Shortest Path of Touring Lines given in the Plane

The Shortest Path of Touring Lines given in the Plane Send Orders for Reprnts to reprnts@benthamscence.ae 262 The Open Cybernetcs & Systemcs Journal, 2015, 9, 262-267 The Shortest Path of Tourng Lnes gven n the Plane Open Access Ljuan Wang 1,2, Dandan He

More information

Shadowed Type-2 Fuzzy Logic Systems

Shadowed Type-2 Fuzzy Logic Systems Shadowed Type-2 Fuzzy Logc Systems Dumdu Wjayaseara, ndrej Lnda, Mlos Manc Unversty of daho daho Falls, D, US wja2589@vandals.udaho.edu, olndaczech@gmal.com, mso@eee.org bstract General Type-2 Fuzzy Logc

More information

Positive Semi-definite Programming Localization in Wireless Sensor Networks

Positive Semi-definite Programming Localization in Wireless Sensor Networks Postve Sem-defnte Programmng Localzaton n Wreless Sensor etworks Shengdong Xe 1,, Jn Wang, Aqun Hu 1, Yunl Gu, Jang Xu, 1 School of Informaton Scence and Engneerng, Southeast Unversty, 10096, anjng Computer

More information

Sum of Linear and Fractional Multiobjective Programming Problem under Fuzzy Rules Constraints

Sum of Linear and Fractional Multiobjective Programming Problem under Fuzzy Rules Constraints Australan Journal of Basc and Appled Scences, 2(4): 1204-1208, 2008 ISSN 1991-8178 Sum of Lnear and Fractonal Multobjectve Programmng Problem under Fuzzy Rules Constrants 1 2 Sanjay Jan and Kalash Lachhwan

More information

Convolutional interleaver for unequal error protection of turbo codes

Convolutional interleaver for unequal error protection of turbo codes Convolutonal nterleaver for unequal error protecton of turbo codes Sna Vaf, Tadeusz Wysock, Ian Burnett Unversty of Wollongong, SW 2522, Australa E-mal:{sv39,wysock,an_burnett}@uow.edu.au Abstract: Ths

More information

Multiblock method for database generation in finite element programs

Multiblock method for database generation in finite element programs Proc. of the 9th WSEAS Int. Conf. on Mathematcal Methods and Computatonal Technques n Electrcal Engneerng, Arcachon, October 13-15, 2007 53 Multblock method for database generaton n fnte element programs

More information

FPGA-based implementation of circular interpolation

FPGA-based implementation of circular interpolation Avalable onlne www.jocpr.com Journal of Chemcal and Pharmaceutcal Research, 04, 6(7):585-593 Research Artcle ISSN : 0975-7384 CODEN(USA) : JCPRC5 FPGA-based mplementaton of crcular nterpolaton Mngyu Gao,

More information

Cracking of the Merkle Hellman Cryptosystem Using Genetic Algorithm

Cracking of the Merkle Hellman Cryptosystem Using Genetic Algorithm Crackng of the Merkle Hellman Cryptosystem Usng Genetc Algorthm Zurab Kochladze 1 * & Lal Besela 2 1 Ivane Javakhshvl Tbls State Unversty, 1, I.Chavchavadze av 1, 0128, Tbls, Georga 2 Sokhum State Unversty,

More information

A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION

A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION 1 THE PUBLISHING HOUSE PROCEEDINGS OF THE ROMANIAN ACADEMY, Seres A, OF THE ROMANIAN ACADEMY Volume 4, Number 2/2003, pp.000-000 A PATTERN RECOGNITION APPROACH TO IMAGE SEGMENTATION Tudor BARBU Insttute

More information

Vectorization of Image Outlines Using Rational Spline and Genetic Algorithm

Vectorization of Image Outlines Using Rational Spline and Genetic Algorithm 01 Internatonal Conference on Image, Vson and Computng (ICIVC 01) IPCSIT vol. 50 (01) (01) IACSIT Press, Sngapore DOI: 10.776/IPCSIT.01.V50.4 Vectorzaton of Image Outlnes Usng Ratonal Splne and Genetc

More information

Cordial and 3-Equitable Labeling for Some Star Related Graphs

Cordial and 3-Equitable Labeling for Some Star Related Graphs Internatonal Mathematcal Forum, 4, 009, no. 31, 1543-1553 Cordal and 3-Equtable Labelng for Some Star Related Graphs S. K. Vadya Department of Mathematcs, Saurashtra Unversty Rajkot - 360005, Gujarat,

More information

An Associative Processor Array Designed for Computer Vision

An Associative Processor Array Designed for Computer Vision An Assocatve Processor Array Desgned for Computer Vson A.W.G. Duller R.H. Storer A.R. Thomson M.R. Pout E.L. Dagless Dept. of Electrcal and Electronc Engneerng Unversty of Brstol Brstol BS8 1TR, UK. The

More information

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements Explct Formulas and Effcent Algorthm for Moment Computaton of Coupled RC Trees wth Lumped and Dstrbuted Elements Qngan Yu and Ernest S.Kuh Electroncs Research Lab. Unv. of Calforna at Berkeley Berkeley

More information

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Proceedngs of the Wnter Smulaton Conference M E Kuhl, N M Steger, F B Armstrong, and J A Jones, eds A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Mark W Brantley Chun-Hung

More information

A method for real-time implementation of HOG feature extraction

A method for real-time implementation of HOG feature extraction Invted Paper A method for real-tme mplementaton of HO feature etracton LUO Ha-bo 134 YU Xn-rong 1345 LIU Hong-me 5 DIN Qng-ha 6 1. Shenang Insttute of Automaton Chnese Academ of Scences Shenang 110016

More information

Distance Calculation from Single Optical Image

Distance Calculation from Single Optical Image 17 Internatonal Conference on Mathematcs, Modellng and Smulaton Technologes and Applcatons (MMSTA 17) ISBN: 978-1-6595-53-8 Dstance Calculaton from Sngle Optcal Image Xao-yng DUAN 1,, Yang-je WEI 1,,*

More information

Security Enhanced Dynamic ID based Remote User Authentication Scheme for Multi-Server Environments

Security Enhanced Dynamic ID based Remote User Authentication Scheme for Multi-Server Environments Internatonal Journal of u- and e- ervce, cence and Technology Vol8, o 7 0), pp7-6 http://dxdoorg/07/unesst087 ecurty Enhanced Dynamc ID based Remote ser Authentcaton cheme for ult-erver Envronments Jun-ub

More information

Analysis on the Workspace of Six-degrees-of-freedom Industrial Robot Based on AutoCAD

Analysis on the Workspace of Six-degrees-of-freedom Industrial Robot Based on AutoCAD Analyss on the Workspace of Sx-degrees-of-freedom Industral Robot Based on AutoCAD Jn-quan L 1, Ru Zhang 1,a, Fang Cu 1, Q Guan 1 and Yang Zhang 1 1 School of Automaton, Bejng Unversty of Posts and Telecommuncatons,

More information

Support Vector Machines

Support Vector Machines /9/207 MIST.6060 Busness Intellgence and Data Mnng What are Support Vector Machnes? Support Vector Machnes Support Vector Machnes (SVMs) are supervsed learnng technques that analyze data and recognze patterns.

More information

A Fast Parallel Reed-Solomon Decoder On a Reconfigurable Architecture

A Fast Parallel Reed-Solomon Decoder On a Reconfigurable Architecture A Fast Parallel Reed-Solomon Decoder On a Reconfgurable Archtecture Arezou Kooh, Nader Bagherzadeh, Chengz Pan EECS Department EECS Department EECS Department Unversty of Calforna Irvne Unversty of Calforna,

More information