ECE 497 JS Lecture - 21 Noise in Digital Circuits

Size: px
Start display at page:

Download "ECE 497 JS Lecture - 21 Noise in Digital Circuits"

Transcription

1 ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1

2 Announcements - NL05 program available - Projects due Friday May 14 th - HW No. 4 due Friday May 14 th 2

3 Different Types of Crosstalk Crosstalk Between Capacitive Lines Primarily on chip Major effect is increase in delay Crosstalk Between Transmission Lines Distributed and wave effects Approximate as near and far end crosstalks Signal return Crosstalk Imperfect ground reference Unbalanced currents 3

4 Coupling to Floating Line A V A V A V A C C B V B V B C CO Important when high-swing signal passes near a low-swing pre-charged signal (e.g. RAM) k c = C O CC + C C k c is capacitive coupling coefficient 4

5 Coupling to Driven Line A V A V A V A C C R O B V B V B C CO Transient decays with a time constant τ = R ( C + C ) xc o C o 5

6 Capacitive Crosstalk Countermeasures Signals on adjacent layers should be routed in perpendicular directions Avoid floating signals Make rise time as large as possible Crosstalk can be made common mode by routing true and complement lines close to each other Provide shielding by placing conductors tied to GND and reference 6

7 Example (Dally & Poulton 6-7) IC package modeled as lumped 5 nh inductor will house 128 full swing (3.3V) outputs into 50-Ω lines with 1 ns rise time How many return pins are needed if drop across returns must be less than 300 mv? How many pins if rise time is reduced to 3 ns? V t 7

8 Solution Assume current ramp same as voltage ramp V 3.3 I = 128 = 128 = 8.44A R 50 I I L V = 300mV L 300 = 0.355nH t t L 0.355nH n n 141 pins When rise time is 3 ns L I n V t n 46.9 At least 46 pins 8

9 Integrated Circuit Wiring Metal 5 Metal 4 Metal 3 Metal 2 Metal 1 Substrate Vertical parallel-plate capacitance 0.05 ff/µm 2 Vertical parallel-plate capacitance (min width) 0.03 ff/µm Vertical fringing capacitance (each side) 0.01 ff/µm Horizontal coupling capacitance (each side)

10 Coupled Transmission Lines w s h ε r V 1 V 2 I 1 C m I 2 C s C s L m 10

11 Telegraphers Equations for Coupled Transmission Lines Maxwellian Form V = L I + L I z t t V = L I + L I z t t I = C V + C V z t t I = C V + C V z t t

12 Crosstalk noise depends on termination 50 Ω line 1 line 2 50 Ω 50 Ω line 1 line 2 line 1 line 2 line 1 line 2 12

13 Crosstalk depends on signal rise time 50 Ω line 1 line 2 50 Ω t r = 1 ns t r = 7 ns line 1 line 2 line 1 line 2 13

14 Crosstalk depends on signal rise time 50 Ω line 1 line 2 t r = 1 ns t r = 7 ns line 1 line 2 line 1 line 2 14

15 Coupling Coefficients V 1 V 2 I 1 C C I 2 C s C s M Capacitive coupling coefficient: k cx = C S CC + C C Inductive coupling coefficient: k lx = M L 15

16 Near- and Far-End Crosstalks Driver Driver Current Line 1 (driver) Mutual Capacitance (Cm or C12) I(Lm) I near (Lm) I far (Cm) Line 2 (victim) Crosstalk current due to mutual capacitance will split into 2 parts and flow toward both ends of victim line Crosstalk current due to mutual inductance will flow from the far end toward the near end of victim line 16

17 Transmission-Line Crosstalk Line A u v Line B w x d x y z V A (x) V A (y) V B (x) V B (y) 17

18 Driver Near End Crosstalk Driver Current Line 1 (driver) Mutual Capacitance (Cm or C12) I(Lm) I near (Lm) I far (Cm) Line 2 (victim) Crosstalk seen on the victim line at the end closest to the driver Assumes that load is terminated with characteristic impedance of single isolated line Sum of contributions to reverse traveling wave that arrives at point x during period equal to time of flight I = I( L ) + I ( C ) near m near m 18

19 Line A Near End Crosstalk u v Line B w x d x y z Approximate quantity Assumes that load is terminated with characteristic impedance of single isolated line Sum of contributions to reverse traveling wave that arrives at point x during period equal to time of flight k rx = ( k + k ) cx 4 lx 19

20 Driver Far End Crosstalk Driver Current Line 1 (driver) Mutual Capacitance (Cm or C12) I(Lm) I near (Lm) I far (Cm) Line 2 (victim) Crosstalk seen on the victim line at the end farthest away from the driver Assumes that load is terminated with characteristic impedance of single isolated line I = I ( C ) I( L ) far far m m 20

21 Line A Far End Crosstalk u v Line B w x d x y z Approximate quantity Assumes that load is terminated with characteristic impedance of single isolated line Time derivative of signal on line A scaled by forward-coupling coefficient and coupling time k fx = k cx 4 k lx 21

22 Digital Crosstalk - Case 1 V(input) Length=X V R=Zo V(near) R=Zo Zo Zo R=Zo R=Zo V(far) V(input) 0 Tr Input Waveform V(near) A V(far) Tr 0 2 X LC Tr 0 X LC B Tr V ( input ) LM CM A= + 4 L C V ( input ) X LC LM C B= 2Tr L C M 22

23 Digital Crosstalk - Case 2 V(input) Length=X V R=Zo Zo R=Zo V(input) Input Waveform V(near) R=Zo Zo R=Zo V(far) 0 Tr V(near) V(far) A Tr 0 X LC 0 2 X LC Tr D Tr B V ( input ) LM C A= + 4 L C M D V ( input ) X LC L M C = T r L C M 23

24 Digital Crosstalk - Case 3 V(input) V R=Zo V(near) Length=X Zo R=Zo V(far) V(input) Tr Input Waveform R=Zo Zo R=Zo 0 V(near) V(far) A D Tr Tr X LC Tr 0 2 X LC 0 B 3 X LC Tr V ( input ) LM CM A= + V ( input ) X LC L M C M V B = M 2 L C L C 2T D = r L C 4 L C M 24

25 Crosstalk Facts If the rise or fall time is short compared to the delay of the line, the near-end crosstalk noise is independent of the rise time. If the rise or fall time is long compared to the delay of the line, the near-end crosstalk noise is dependent on the rise time The far-end crosstalk is always dependent on the rise or fall time 25

26 Crosstalk Facts Assume that the transmission lines are terminated The near-end crosstalk will begin at t=0 and have a duration of 2 t D. The far-end crosstalk will occur at time t=t D and have a duration approximately equal to the signal rise or fall time t = X LC D X is the length of the lines 26

27 Example - Determine Near- and Far-End Crosstalk Input waveform 0.65 V(input) Length= 2 in. V Volts 0.45 V(1) 70 Ω Zo=70 Ω 70 Ω Zo=70 Ω R1=70 Ω R2=70 Ω V(2) L( nh / in.) = V(1) - Near end crosstalk C( pf/ in.) = V(2) - Far end crosstalk Time (ns) 27

28 Solution V ( input) L12 C nh pf V (1) = V 4 + L11 C = = nh pf ( ) V ( input) X LC L C V(2)=- 2T r L C (9.869 nh)(2.051 pf) nh pf V(2)= V 2(100 ps) = nh pf 28

29 TL Crosstalk Countermeasures High-swing signals should not be routed on lines immediately Match k lx and k cx to eliminate far end crosstalk If k fx is nonzero, avoid long parallel lines Terminate with Zs Make rise time as long as possible 29

30 Intersymbol Interference (ISI) Signal launched on a transmission line can be affected by previous signals as result of reflections ISI can be a major concern especially if the signal delay is smaller than twice the time of flight ISI can have devastating effects Noise must be allowed to settled before next signal is sent 30

31 Intersymbol Interference Volts Ideal waveform beginning transistion from low to high with no noise on the bus Timing difference due to ISI Receiver switching threshold Time Different starting point due to ISI Waveform beginning transition from low to high with unsettled noise on the bus 31

32 Intersymbol Interference and Signal Integrity V 30 ohms Zo = 65 ohms Probe point MHz switching on above bus 400 MHz switching on above bus Ideal 400 MHz waveform Time 32

33 Minimizing ISI Minimize reflections on the bus by avoiding impedance discontinuities Minimize stub lengths and large parasitics from package sockets or connectors Keep interconnects as short as possible (minimize delay) Minimize crosstalk effects 33

34 ISI Project Full swing line (e.g. 3.3 V) Low swing line (e.g. 300 mv) - The full-swing line will induce crosstalk noise on the low-swing line. Study the effects of crosstalk on ISI and determine some design constraints that could minimize timing errors due to ISI Parameters to be considered include: - Length of lines - Termination impedances - Signal rise time 34

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide

More information

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved.

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved. Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of

More information

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4 TO: Membership of X3T10 FROM: SUBJECT: L. Lamers / J. Lohmeyer Fast-20 SCSI proposal for working draft DATE: May 9, 1994 This revision (4) incorporates the changes suggested by the May 5, 1994 Fast-20

More information

10. Interconnects in CMOS Technology

10. Interconnects in CMOS Technology 10. Interconnects in CMOS Technology 1 10. Interconnects in CMOS Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October

More information

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH IDTQS3VH383 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to

More information

1999 High Performance Systems Design Conference

1999 High Performance Systems Design Conference ON99. 1999 High Performance Systems Design Conference 66 MHz Simulation Goal ON9999 As many slots as possible while maintaining system reliability! 66 MHz CompactPCI Considerations Complete Compatibility

More information

Multi-Drop LVDS with Virtex-E FPGAs

Multi-Drop LVDS with Virtex-E FPGAs Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes

More information

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very

More information

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers.

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers. 1 Connecting devices 1.1 Connecting devices with single-ended transceivers The maximum cumulative length of the signal path from terminator to terminator when using single-ended transceivers shall be 1

More information

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope

More information

AOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application

AOZ8900. Ultra-Low Capacitance TVS Diode Array PRELIMINARY. Features. General Description. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning. This device

More information

Automotive Electronics Council Component Technical Committee

Automotive Electronics Council Component Technical Committee ATTACHMENT 3 AEC - Q100-003 REV-E MACHINE MODEL ELECTROSTATIC DISCHARGE TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive

More information

AOZ8102. Ultra-Low Capacitance TVS Diode Array. Features. General Description. Applications. Typical Application

AOZ8102. Ultra-Low Capacitance TVS Diode Array. Features. General Description. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The is a transient voltage suppressor array designed to protect high speed data lines from SD and lightning. This device incorporates eight surge

More information

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V 1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC

More information

250 Mbps Transceiver in LC FB2M5LVR

250 Mbps Transceiver in LC FB2M5LVR 250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

CENG 4480 Lecture 11: PCB

CENG 4480 Lecture 11: PCB CENG 4480 Lecture 11: PCB Bei Yu Reference: Chapter 5 of Ground Planes and Layer Stacking High speed digital design by Johnson and Graham 1 Introduction What is a PCB Why we need one? For large scale production/repeatable

More information

TIA/EIA-422-B Overview

TIA/EIA-422-B Overview TIA/EIA-422-B Overview Abstract This application note covers topics associated with concerns for implementing a balanced interface circuit utilizing the TIA/EIA-422-B (formerly RS-422-A) electrical interface

More information

Revolutionary High Performance Interconnect Which Maximizes Signal Density

Revolutionary High Performance Interconnect Which Maximizes Signal Density Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164

More information

2. Control Pin Functions and Applications

2. Control Pin Functions and Applications IMARY CONTROL ( PIN) Module Enable / Disable. The module can be disabled by pulling the below 2.3 V with respect to the Input. This should be done with an open-collector transistor, relay, or optocoupler.

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH IDTQS3VH1662 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path

More information

TIA/EIA-422-B Overview

TIA/EIA-422-B Overview TIA/EIA-422-B Overview ABSTRACT This application note covers topics associated with concerns for implementing a balanced interface circuit utilizing the TIA/ EIA-422-B (formerly RS-422-A) electrical interface

More information

Open NAND Flash Interface Specification: NAND Connector

Open NAND Flash Interface Specification: NAND Connector Open NAND Flash Interface Specification: NAND Connector Connector Revision 1.0 23-April-2008 Hynix Semiconductor Intel Corporation Micron Technology, Inc. Phison Electronics Corp. Sony Corporation Spansion

More information

EMC ISSUES OF WIDE PCB BUSES

EMC ISSUES OF WIDE PCB BUSES EMC ISSUES OF WIDE PCB BUSES Bertalan Eged István Novák Péter Bajor Technical University of Budapest, Department of Microwave Telecommunications A device under test with 17 coupled microstrip traces was

More information

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information. Features DC to 1.5 Gbps low jitter, low skew, low power operation Pin configurable, fully differential, non-blocking architecture eases system design and PCB layout On-chip 100W input termination minimizes

More information

AZC002-02N Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact)

AZC002-02N Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact) Features ESD Protect for 2 high-speed I/O channels Provide ESD protection for each channel to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) (5/50ns) Level-3, 20A for I/O, 40A for

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH245 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or

More information

RClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features

RClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features Description RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The RClamp series has been specifically designed to protect sensitive components which are connected

More information

High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline

High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan oosaka@sdl.hitachi.co.jp Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan

More information

A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings

A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings A Practical Approach to Preventing Simultaneous Switching Noise and Ground Bounce Problems in IO Rings Dr. Osman Ersed Akcasu, Jerry Tallinger, Kerem Akcasu OEA International, Inc. 155 East Main Avenue,

More information

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch Programmable Current Limit High-Side Switch General Description The MIC2544A and MIC2548A are integrated, high-side power switches optimized for low loss DC power switching and other power management applications,

More information

QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH34 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or GND

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V QUAD ACTIVE LOW, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V QUAD ACTIVE LOW, HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V QUAD ACTIVE LOW, HIGH BANDWIDTH BUS SWITCH IDTQS3VH125 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V -BIT HIGH BANDWIDTH BUS SWITCH IDTQS3VH244 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or GND

More information

EMI/ESD Filters for Cellular Phones

EMI/ESD Filters for Cellular Phones EMI/ESD Filters for Cellular Phones Cellular phones, as with all handheld and wireless devices are susceptible to the damaging effects of Electrostatic Discharge (ESD) transients. As much as 40 kilovolts

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH IDTQS3VH251 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to

More information

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications

TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications TDR/TDT Analysis by Crosstalk in Single and Differential Meander Delay Lines for High Speed PCB Applications Gawon Kim, Dong Gun Kam, and Joungho Kim Dept. of EECS, KAIST Korea Advanced Institute of Science

More information

RClamp0522P RClamp0524P

RClamp0522P RClamp0524P PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive

More information

Electromagnetic Compatibility ( EMC )

Electromagnetic Compatibility ( EMC ) Electromagnetic Compatibility ( EMC ) Introduction about Components 6-2 -1 Agenda Ferrite Core Isolation Transformers Opto-Isolators Transient and Surge Suppression Devices Varistors Gas-Tube Surge Suppressors

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH IDTQS3XVH25 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or 5V

More information

4. Hot Socketing & Power-On Reset

4. Hot Socketing & Power-On Reset 4. Hot Socketing & Power-On Reset CII51004-3.1 Introduction Cyclone II devices offer hot socketing (also known as hot plug-in, hot insertion, or hot swap) and power sequencing support without the use of

More information

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to Vcc or 5V tolerant in

More information

High Speed and High Power Connector Design

High Speed and High Power Connector Design High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static

More information

FIN1102 LVDS 2 Port High Speed Repeater

FIN1102 LVDS 2 Port High Speed Repeater LVDS 2 Port High Speed Repeater General Description This 2 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1102 accepts and

More information

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information Features Companion driver to Quad Extended Common Mode LVDS Receiver TF0LVDS048 DC to 400 Mbps / 200 MHz low noise, low skew, low power operation t 350 ps (max) channel-to-channel skew t 250 ps (max) pulse

More information

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth

More information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,

More information

IEC (EFT) 40A

IEC (EFT) 40A Features ESD Protect for high-speed I/O channels Provide ESD protection for each channel to IEC 61000-4- (ESD) ±1kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (/0ns) IEC 61000-4- (Lightning) 1A (8/0µs)

More information

DigiView DV3500 Logic Analyzer

DigiView DV3500 Logic Analyzer DigiView DV3500 Logic Analyzer 250/500 Msps, 36/18 Channel Logic Analyzer with Protocol Decoding and Hardware Compression Product Summary: New Model: Fanless operation, lower power consumption, double

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

FIN1101 LVDS Single Port High Speed Repeater

FIN1101 LVDS Single Port High Speed Repeater FIN1101 LVDS Single Port High Speed Repeater General Description This single port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. It accepts

More information

LCD05C - LCD24C HIGH POWERED MULTI-LINE TVS ARRAY DESCRIPTION 16 PIN DIP PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION

LCD05C - LCD24C HIGH POWERED MULTI-LINE TVS ARRAY DESCRIPTION 16 PIN DIP PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION HIGH POWERED MULTI-LINE TVS ARRAY DESCRIPTION The LCD Series are high powered multi-line TVS arrays available in a 16 pin DIP package. This series is designed to protect high-speed applications from the

More information

PLC497 ULTRA LOW CAPACITANCE STEERING DIODE/TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION

PLC497 ULTRA LOW CAPACITANCE STEERING DIODE/TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION ULTRA LOW CAPACITANCE STEERING DIODE/TVS ARRAY DESCRIPTION The is an ultra low capacitance steering diode/tvs array. Designed for protection against Electrostatic Discharge (ESD), Electrical Fast Transients

More information

VGA Port Companion Circuit

VGA Port Companion Circuit GA Port Companion Circuit Features Single chip solution for the GA port interface Includes ESD protection, level shifting, and RGB termination Seven channels of ESD protection for all GA port connector

More information

MAX9210/MAX9214/ MAX9220/MAX9222. Programmable DC-Balance 21-Bit Deserializers. Features. General Description. Applications. Ordering Information

MAX9210/MAX9214/ MAX9220/MAX9222. Programmable DC-Balance 21-Bit Deserializers. Features. General Description. Applications. Ordering Information General Description The MAX9210/MAX9214/ deserialize three LVDS serial data inputs into 21 single-ended LVCMOS/ LVTTL outputs. A parallel rate LVDS clock received with the LVDS data streams provides timing

More information

Ethernet OptoLock EDL300T

Ethernet OptoLock EDL300T Ethernet OptoLock EDL300T DATA SHEET 650 nm 100 Mbps Ethernet Fiber Optic Transceiver with Termination for Bare POF Seamless Digital to Light/ Light to Digital Conversion FEATURES Simple low-cost termination

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

Advanced Jitter Analysis with Real-Time Oscilloscopes

Advanced Jitter Analysis with Real-Time Oscilloscopes with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope

More information

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012 of 2 A.0 Objective This specification defines the performance, test, quality and reliability requirements of the USB3.0 Standard- A Receptacle. 2.0 Scope This specification is applicable to the termination

More information

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software. Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. www.tdasystems.com Outline TDR Impedance Measurements

More information

Crosstalk, Part 2 Simulating Crosstalk Effects

Crosstalk, Part 2 Simulating Crosstalk Effects TECHNICAL PUBLICATION Crosstalk, Part 2 Simulating Crosstalk Effects Douglas Brooks, President UltraCAD Design, Inc. April 2004 www.mentor.com ABSTRACT It is known that forward crosstalk increases (for

More information

PMAD Series. High Frequency Data Lines RS-232 & RS-422 Interface Networks Ethernet 10/100 Base T Computer I/O Ports

PMAD Series. High Frequency Data Lines RS-232 & RS-422 Interface Networks Ethernet 10/100 Base T Computer I/O Ports ultra low capacitance multi-line steering diode array Description The are a low distortion steering diodes. These devices are intended for use in high frequency analog or digital data I/O ports for protection

More information

AOZ8101. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application

AOZ8101. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The AOZ8101 is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning.

More information

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential

More information

AOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application

AOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet

More information

3.3 Volt CMOS Bus Interface 8-Bit Latches

3.3 Volt CMOS Bus Interface 8-Bit Latches Q 3.3 Volt CMOS Bus Interface 8-Bit Latches QS74FCT3373 QS74FCT32373 FEATURES/BENEFITS Pin and function compatible to the 74F373 JEDEC spec compatible 74LVT373 and 74FCT373T IOL = 24 ma Com. Available

More information

MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA

MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA 2015.12.23 MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA AN-754 Subscribe Introduction to MIPI D-PHY The Mobile Industry Processor Interface (MIPI) is an industry consortium

More information

High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam

High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must

More information

Texas Instruments Solution for Undershoot Protection for Bus Switches

Texas Instruments Solution for Undershoot Protection for Bus Switches Application Report SCDA007 - APRIL 2000 Texas Instruments Solution for Undershoot Protection for Bus Switches Nadira Sultana and Chris Graves Standard Linear & Logic ABSTRACT Three solutions for undershoot

More information

MAX 10 FPGA Signal Integrity Design Guidelines

MAX 10 FPGA Signal Integrity Design Guidelines 2014.12.15 M10-SIDG Subscribe Today s complex FPGA system design is incomplete without addressing the integrity of signals coming in to and out of the FPGA. Simultaneous switching noise (SSN) often leads

More information

ESD Protection Layout Guide

ESD Protection Layout Guide Application Report Guy Yater... High Volume Linear ABSTRACT Successfully protecting a system against electrostatic discharge (ESD) is largely dependent on the printed circuit board (PCB) design. While

More information

Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs

Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean

More information

Chapter 4_2 Signal Integrity in Digital Design

Chapter 4_2 Signal Integrity in Digital Design Aspectes elèctrics del disseny digital Chapter 4_2 Signal Integrity in Digital Design + ρ V G G L A B L L B G G A + + ρ ρ eflexion At any discontinuity in the signal path there is a reflexion. Also at

More information

AZC002-04S Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact)

AZC002-04S Low Capacitance ESD Protection Array For High Speed Data Interfaces Features IEC (ESD) ±15kV (air), ±8kV (contact) Features ESD Protect for 4 high-speed I/O channels Provide ESD protection for each channel to IEC 000-4- (ESD) ±kv (air), ±8kV (contact) IEC 000-4-4 (EFT) (/0ns) Level-3, 0A for I/O, 40A for Power IEC

More information

PT SERIES SIP Package

PT SERIES SIP Package FEATURES Industry Standard SIP 8 Package 3 Watts Isolated Output 2:1 Input Range Regulated Outputs Up to 86 % Efficiency -40 C to +85 operating temperature range Remote On/Off logic control Continuous

More information

ProASIC3/E SSO and Pin Placement Guidelines

ProASIC3/E SSO and Pin Placement Guidelines ProASIC3/E SSO and Pin Placement Guidelines Introduction SSO Effects Ground bounce and VCC bounce have always been present in digital integrated circuits (ICs). With the advance of technology and shrinking

More information

PSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications

PSLC03 - PSLC24C. 350 watt low capacitance tvs array. applications 350 watt low capacitance tvs array Description The PSLC and PSLCxxC Series of devices are low capacitance TVS arrays available in a SOT-3 package. These devices are designed to protect Ethernet data I/O

More information

I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2

I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2 19-3558; Rev 4; 8/09 EVALUATION KIT AVAILABLE 27-Bit, 3MHz-to-35MHz General Description The digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen

More information

Physical Implementation

Physical Implementation CS250 VLSI Systems Design Fall 2009 John Wawrzynek, Krste Asanovic, with John Lazzaro Physical Implementation Outline Standard cell back-end place and route tools make layout mostly automatic. However,

More information

SLVU WATT ULTRA LOW CAPACITANCE TVS ARRAY PIN CONFIGURATION

SLVU WATT ULTRA LOW CAPACITANCE TVS ARRAY PIN CONFIGURATION 600 WATT ULTRA LOW CAPACITANCE TVS ARRAY Description The is a low voltage, low leakage current and ultra low capacitance TVS device designed for EOS and ESD protection of low voltage circuits commonly

More information

AZC099-04S 4 IEC (ESD)

AZC099-04S 4 IEC (ESD) Features ESD Protect for 4 high-speed I/O channels Provide ESD protection for each channel to IEC 000-4- (ESD) ±kv (air), ±8kV (contact) IEC 000-4-4 (EFT) (/0ns) Level-3, 0A for I/O, 40A for Power IEC

More information

PMMAD Series ULTRA LOW CAPACITANCE MULTI-LINE STEERING DIODE ARRAY DESCRIPTION SO-14 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS

PMMAD Series ULTRA LOW CAPACITANCE MULTI-LINE STEERING DIODE ARRAY DESCRIPTION SO-14 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS ULTRA LOW CAPACITANCE MULTI-LINE STEERING DIODE ARRAY DESCRIPTION The are a low distortion steering diodes. These devices are intended for use in high frequency analog or digital data I/O ports for protection

More information

SR70 ULTRA LOW CAPACITANCE STEERING DIODE ARRAY DESCRIPTION SOT-143 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION

SR70 ULTRA LOW CAPACITANCE STEERING DIODE ARRAY DESCRIPTION SOT-143 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION ULTRA LOW CAPACITANCE STEERING DIODE ARRAY DESCRIPTION The is an ultra low capacitance steering diode array. Designed for protection against Electrostatic Discharge (ESD), Electrical Fast Transients (EFT)

More information

AOZ8809ADI. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

AOZ8809ADI. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications Ultra-Low Capacitance TVS Diode General Description The AOZ889ADI is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2., USB 3./3.1, MDDI, SATA, and Gigabit

More information

LVDS applications, testing, and performance evaluation expand.

LVDS applications, testing, and performance evaluation expand. Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a

More information

SP2574NUTG 2.5V 40A Diode Array

SP2574NUTG 2.5V 40A Diode Array TVS Diode Arrays (SPA Diodes 2.5V 40A Diode Array RoHS Pb GREEN Description The is a low-capacitance, TVS Diode Array designed to provide protection against ESD (electrostatic discharge, CDE (cable discharge

More information

OSFP Connector Cage & Cable System

OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED.0 SCOPE This Product Specification covers performance, test and quality requirements for the JPC Quad Small Form Factor

More information

Platform Design Guide

Platform Design Guide Platform Design Guide Revision 1.1A Intel Corporation September 1997 THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS

More information

DS1 Isolation Cards. P Wire Card P Wire Card. Description & Installation

DS1 Isolation Cards. P Wire Card P Wire Card. Description & Installation DS1 Isolation Cards P30051 4-Wire Card P30077 2-Wire Card Description & Installation Printed in USA 09/11 T0332 Rev. A Table of Contents Page 1.0 SCOPE 2 2.0 PRODUCT OVERVIEW 2 2.1 System Requirements

More information

Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s EDR 51xx Series

Access PIN-TIA Receivers for 155 Mb/s and 622 Mb/s EDR 51xx Series COMMUNICATIONS COMPONENTS Access PIN- Receivers for 55 Mb/s and 6 Mb/s EDR 5xx Series Applications Single mode 55 Mb/s (EDR 5x) and 6 Mb/s (EDR 55x) ATM receivers Campus network backbone - Add/drop multiplexers

More information

AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs

AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents AN 754: MIPI D-PHY Solution with Passive

More information

XS1 Link Performance and Design Guidelines

XS1 Link Performance and Design Guidelines XS1 Link Performance and Design Guidelines IN THIS DOCUMENT Inter-Symbol Delay Data Rates Link Resources Booting over XMOS links XS1 System Topologies Layout Guidelines Deployment Scenarios EMI This document

More information

CitrusCom CS0806U. Features. Applications. Mechanical Characteristics. Description. Circuit Diagram. Pin Configuration

CitrusCom CS0806U. Features. Applications. Mechanical Characteristics. Description. Circuit Diagram. Pin Configuration Features Transient protection for high-speed data lines IEC 1000--2 (ESD) ±1kV (Air) ±8kV (Contact) IEC 1000-- (EFT) 0A (/0 ns) Cable Discharge Event (CDE) Small package (2.9mm 2.8mm 1.mm) Protects four

More information

National Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations

National Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations DS92LV010A Bus LVDS Transceiver Ushers in a New Era of High-Performance Backplane Design Bus LVDS (BLVDS) is a new family of bus interface circuits invented by based on LVDS technology. This family of

More information

PSOT03LC - PSOT36LC 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS

PSOT03LC - PSOT36LC 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION SOT-23 PACKAGE APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS 500 WATT ULTRA LOW CAPACITANCE TVS ARRAY DESCRIPTION The PSOTxxLC series are ultra low capacitance transient voltage suppressor (TVS) arrays, designed for power or data line applications that provide protection

More information

Features. 10k. 10k ON/OFF. 1µF OVERCURRENT OVERCURRENT. Typical Two-Port Bus-Powered Hub

Features. 10k. 10k ON/OFF. 1µF OVERCURRENT OVERCURRENT. Typical Two-Port Bus-Powered Hub MIC2536 Dual USB Power Distribution Switch Final Information General Description The MIC2536 is a cost-effective high-side power switch, with two independently controlled channels, optimized for buspowered

More information