FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator

Size: px
Start display at page:

Download "FPGA Implementation of CORDIC Algorithms for Sine and Cosine Generator"

Transcription

1 The 5th Internatonal Conference on Electrcal Engneerng and Informatcs 25 August -, 25, Bal, Indonesa FPGA Implementaton of CORDIC Algorthms for Sne and Cosne Generator Antonus P. Renardy, Nur Ahmad, Ashbr A. Fadla, Naufal Shdq, Tro Adono Department of Electrcal Engneerng, School of Electrcal Engneerng and Informatcs Bandung Insttute of Technology, Jl. Ganesha No. Bandung, 432, Indonesa Emal: Abstract Trgonometrc-related calculatons whch are wdely found n a broad range of applcatons can be performed by usng COordnate Rotaton DIgtal Computer (CORDIC) algorthm. CORDIC s often utlzed n the absence of hardware multpler snce ths algorthm requres only addton, subtracton, bt shftng, and lookup table. Ths paper provdes an mplementaton of conventonal CORDIC algorthm wth ppelned archtecture and Vrtually Scalng-Free Adaptve (VSFA) CORDIC. All desgns are mplemented n Verlog and syntheszed by usng Altera Quartus II wth FPGA DE2 as target board. The ppelned CORDIC consumes,3 logc element, ns latency, and 42.7 MHz mamum frequency, whle VSFA CORDIC utlzes 2,9 logc element, ns latency, and MHz mamum frequency. Both desgns are used to generate sne and cosne wave between π and π whch result n mamum error of for ppelned CORDIC and for VSFA CORDIC. Based on performance comparson n term of area multpled by delay (A T ), our ppelned CORDIC s superor among other desgns. Keywords FPGA, CORDIC, VSFA, Sne and Cosne Generator. I. INTRODUCTION Sne and cosne are the basc functons whch can be derved from any comple functons used n a broad range of applcatons such as dgtal sgnal processng, wreless communcaton, bometrcs, robotcs, etc []. Several methods est to generate hardware that performs sne and cosne calculatons, whch are Lookup Table (LUT), Maclaurn seres, and CORDIC. Table lookup method utlzes blocks of memory whch store values of the functon to be computed for every possble nput arguments. Ths method s relatvely smple to be employed snce no specfc calculatons are requred, relyng only on the values stored on the table. However, the number of table entres requred wll rse eponentally as the number of bts, whch are used to represent the output argument, rse [2]. Ths wll result n larger area requred for hardware mplementaton. MacLaurn seres s used to represent a functon as nfnte sum of ts dervatves derved from Taylor seres that s evaluated at zero. In practce, the number of terms n the seres are determned based on the requred accuracy [3]. For applcaton that requres mamum error to be 2 8 = , the number of terms requred s N =9whch corresponds to mamum error of Consequently, nne eponentatons, eght addtons, and nne factoral operatons need to be carred out to produce the functon. For hardware mplementaton, the values factoral operatons can be stored on a lookup table snce these are fed regardless of the nput argument of the functon. However, ths wll also consume larger area as the number of bts ncreases. COordnate Rotaton DIgtal Computer (CORDIC), nvented by J. E. Volder n 959 [4], s an algorthm that can be used to perform trgonometrc-related calculatons. By changng some parameters, CORDIC can also be used n wde varety of elementary transcendental functon nvolvng eponentals, logarthms, and square roots [5]. CORDIC s smple and effcent snce ths algorthm requres only addton, subtracton, bt shftng, and table lookup. Ths leads to an effcent and low-cost mplementaton wth generally faster speed than most hardware approaches. Several archtectures est n order to keep the requrements and constrants of dfferent applcatons. Iteratve archtecture provdes hardware mplementaton wth mnmum sze wth throughput as the tradeoff, whle parallel and ppelned CORDIC offers hgh-speed and hgh-throughput computaton. Ths paper provdes a prototype for mplementng CORDIC algorthm wth ppelned archtecture and Vrtually Scalng Free Adaptve (VSFA) CORDIC. In addton, both desgns are used for sne and cosne calculaton. The rest of ths paper s organzed as follows. Secton II eplans conventonal CORDIC and Vrtually Scalng Free Adaptve (VSFA) CORDIC algorthms. Secton III descrbes the mplementaton of both CORDIC algorthm. Secton IV shows the smulaton result and performance evaluaton. Fnally, the conclusons are provded n Secton V. II. A. Conventonal CORDIC CORDIC ALGORITHM Conventonal CORDIC algorthm s derved from rotaton of a vector [ y ] T n Cartesan coordnate whch can be epressed n (), where [ y ] T s the fnal vector produced after rotaton and θ s the target angle of rotaton. By factorng out the cosne functon, we can obtan (2). cos(θ) sn(θ) y = () sn(θ) cos(θ) y [ ] [ ][ ] tan(θ) y = cos(θ) (2) tan(θ) y

2 CORDIC employs teraton n whch the angle θ s epressed as summaton of elementary rotaton angles α whch s defned n (3), where b s the bt precson of the angle argument and σ the drecton of the rotaton, whch can only be or. The elementary rotatonal angle α s restrcted to have only certan values as as shown n (4). b θ = σ α (3) = α =tan (2 ) (4) The fnal vector produced by teraton can be epressed n (5) by substtutng (3) nto (2) wth defnton n (4). The remanng angle n each teraton s shown n (6). [ ] b y = cos(α ) = [ σ 2 σ 2 ][ y ] (5) z + = z + σ 2 (6) In rotaton mode, each teraton wll decrease the angle component (z ) approachng zero, whle n vectorng mode the ordnate (y ) s made to be zero. Ths s acheved by ether rotatng the vector clockwse or counter-clockwse. By ntalzng the three CORDIC parameters (,y,z ), dfferent output can be produced. For nstance, by settng =, y =and z = π/2, each teraton wll make and y closer to cos(π/2) and sn(π/2) respectvely. B. Vrtually Scalng-Free Adaptve CORDIC Unlke the conventonal CORDIC whch reles on rotaton on both drecton, Vrtually Scalng-Free Adaptve CORDIC rotates only on one drecton, ether t s clockwse or counterclockwse. The elementary rotatonal angle chosen s suffcently small enough to be epressed as sn(α ) = α =2 (7) Ths poses another condton for the algorthm. Let us consder the epanson of sne and cosne functon n the form of polynomal seres as follows sn(α )=α α3 3! + α5 5! (8) cos(α )= α2 2! + α4 (9) 4! Usng the appromaton of α =2, we can rewrte as sn(α )= ! cos(α )= 2 2 2! ! ! () () To make () and () comply wth the appromaton n (7), only the frst term of the epanson of sne functon remans, whle t s the frst and second term for the cosne functon, leavng all other terms reduced to zero. From the largest term that s neglected on both functon, t can be nferred that 2 3 3! =2 (3+log 2 6) =2 ( ) 2 b (2) snce rght shftng by more than b bts wll result n zero, assumng the mplementaton s done on b-bts data. Equaton (2) also means that b = p (3) 3 wth the upper lmt b for the same reason. Therefore, () can be wrtten as (4). It s clear that, unlke (5), no scalng coeffcent appears, hence the name scalngfree. It can be noted that (4) can also be realzed n the same manner, dfferng only n addtonal adder and shfter. [ ] b [ ][ ] 2 (2+) 2 y = 2 2 (2+) (4) y =p The largest angle that can be computed through ths method s only ± 7., far less than conventonal CORDIC (99.9 ) [6]. Thus, doman-foldng has to be employed n order to be able to compute full crcle. The method s to dvde each quadrant nto four doman equally, each havng angular span of π/8. Consder the frst quadrant, n whch the target angle can le n one of the four doman: A ([,π/8)), B ([π/8,π/4)), C ([π/4, 3π/8)), and D ([3π/8,π/2)). We can epress θ n terms of another angle φ: θ = φ n doman A θ = π/4 φ n doman B θ = π/4+φ n doman C θ = π/2 φ n doman D (5) By substtutng (5) to (), the CORDIC equaton operaton on nput vector [ y ] T n each doman can be epressed as: fa cos(φ) sn(φ) = y fa sn(φ) cos(φ) y () [ ] [ ][ ] fb = y cos(φ)+sn(φ) (cos(φ) sn(φ)) fb 2 (cos(φ) sn(φ)) cos(φ)+sn(φ) y (7) [ ] [ ][ ] fb = y cos(φ)+sn(φ) (cos(φ) sn(φ)) fb 2 (cos(φ) sn(φ)) cos(φ)+sn(φ) y (8) fd sn(φ) cos(φ) = y fd cos(φ) sn(φ) y (9) where f denotes the fnal vector from CORDIC operatons wth target angle lyng n respectve doman. Thus, by usng the epresson of CORDIC rotaton for postve and negatve angle φ and φ: + cos(φ) sn(φ) y = (2) + sn(φ) cos(φ) y cos(φ) sn(φ) y = (2) sn(φ) cos(φ) y Equaton () - (9) can be epressed as: fa = y fa = y φ = θ [ ] fb = y [ + ] fb = y + φ = π/4 θ (22) (23) 2

3 [ ] fc = 2 + y [ ] fc = 2 + y φ = θ π/4 fd = y + y fd = + φ = π/2 θ (24) (25) It shows that CORDIC operaton n doman B, C, and D can be obtaned from CORDIC operaton n doman A, or we could say that doman B, C, and D s folded back to doman A. Also, as the consequence of doman foldng operaton, an addtonal scale factor / 2 for doman B and C appears. Thus, the addtonal hardwares are requred to mplement ths scale factor, whch can be realzed by smple shft and add operaton. Epresson for doman foldng n other quadrant are summarzed n Table I. TABLE I. DOMAIN FOLDING RESULTS OF CORDIC ROTATOR FOR DIFFERENT QUADRANTS Range of Target Angle y [,π/8) fa y fa [π/8,π/4) fb y fb [π/4, 3π/8) fc y fc [3π/8,π/2) fd y fd [π/2, 5π/8) y fa fa [5π/8, 3π/4) y fb fb [3π/4, 7π/8) y fc fc [7π/8,π) y fd fd [π, 9π/8) fa y fa [9π/8, 5π/4) fb y fb [5π/4, π/8) fc y fc [π/8, 3π/2) fd y fd [3π/2, 3π/8) y fa fa [3π/8, 7π/4) y fc fb [7π/4, 5π/8) y fd fc [5π/8, 2π) y fb fd In order to calculate cosne and sne value, the nput angle are frst processed n Quadrant Detector. Ths block has three nputs whch corresponds to the nput argument of CORDIC rotaton epressons (, y, z). The and y port of ths block are set to 36E and. Ths s necessary n order to acheve the fnal vector n the form of [cos θ sn θ] T wthout the need of addtonal post-processng. The output of ths block s the approprate, y, and z argument wth respect to the quadrant of the target angle, as shown n Fgure 2. 2 X Y Output Regster Angle Z Quadrant Detector Xo Yo Zo D Dy Dz Input Regster Q Qy Qz CORDIC Core Xo Yo Zo X Y Z D Dy Dz Q Qy Qz Clk Cos Sn III. HARDWARE IMPLEMENTATION Fg.. Top level module of ppelned CORDIC A. Bt Wdth and Data Format In order to meet desgn specfcaton of 2 8 accuracy and consderng the angle range of nput argument to be [ π, π], -bt wde datapath wth sgned fed-pont number representaton s chosen. However, for the Vrtually Scalng- Free Adaptve CORDIC, angle nput argument s 7-bt wde sgned fed-pont wth data format. Ths s due the fact that the crcut s desgned to compute angle rangng from to 2π. Ths data format s defned n Table II. TABLE II. FIXED POINT DATA FORMAT Archtecture Sgn Numeral Fractonal Ppelned CORDIC bt 2 bts 3 bts VSFA CORDIC bt 3 bts 3 bts X Y (Z<-p/2) (Z>p/2) - - Z>p/2 Z<-p/2 Xo Yo (Z<-p/2) (Z>p/2) B. Ppelned CORDIC Z>p/2 Top level module of ppelned CORDIC s shown n Fgure. The ppelned CORDIC has three nputs: Clk for clock, for reset (actve low), and Angle for the target angle. It also has two outputs, Cos and Sn, whch represents cosne and sne result of the target angle respectvely. Two man blocks are avalable: Quadrant Detector and CORDIC Core. Fg. 2. P/2 - Z Quadrant detector n ppelned CORDIC Zo 3

4 CORDIC Core s the realzaton of CORDCIC s dfference equatons n ppelned archtecture. There are 4 stages of ppelne n the core, each of whch conssts of the structure shown n Fgure 3. In each stage, three adders/substractor, two arthmetc rght-shfters, one drecton block that controls the drecton of rotaton, and an nverse tangent constant are present. Snce the amount of bt-shftng performed on each stage s constant, the shfter can be mplemented as seres of wre. Drecton Selector sgn y sgn z >> >> arctan produce modfed target angle Ph. Ths blocks also generate two 2-bt wde sgnal, Quad and Doman whch wll later be used as sgnal for post-processng requred due to doman foldng technque. CORDIC Core s mplemented n ppelned archtecture. The dfference s n the number of stage and the crcutry n each stage, whch are shown n Fgure 5 and Fgure 6. Wth the same reason as the prevous secton, the shfter unt can be replaced wth seres of wre. The allowed value for CORDIC teraton are =4, 5, 6,, 5 as n (3). The teraton step =5can be omtted snce the shfter wll produce retenton of sgn bt only. The teraton step =7can use crcutry n Fgure 6 snce the 2 + shfter wll also produce retenton of sgn bt. + y + z + X Y Fg. 3. Elementary rotatonal unt of ppelned CORDIC core In order to reduce the crtcal delay path, each ppelne stage s separated by a regster. Ths leads to a penalty n term of ncreased latency as the ppelne stage ncreases. The total latency for ths desgn s 4 clock cycles. Ths desgn s able to acheve throughput of one due to the nature of the archtecture C. Vrtually Scalng-Free Adaptve (VSFA) CORDIC The top level module has three nputs and two outputs, smlar to the top level of Conventonal CORDIC n the prevous secton. There are three man blocks: Quadrant and Doman detecton, CORDIC Core wth regon of convergence [,π/8), and Output Processng block as shown n Fgure 4. Fg. 5. X + Y + Elementary rotatonal unt of VSFA CORDIC ( <b/2) X Y Angle 2 7 Clk X Y Z Quadrant & Doman Detector X Y Ph Quad Doman X + Y + Fg. 4. X Y Ph Quad_In Doman_In CORDIC Core X Y Quad_Out Doman_Out 2 2 X Y Quad Doman Xo Cos Yo Sn Output Processng Top level module of VSFA CORDIC Quadrant and Doman Detecton block has three nputs: -bt wde X and Y, and also 7-bt wde Z. The purpose of ths block s to detect the quadrant and doman n where the target angle les and subsequently apples doman foldng to Fg. 6. Elementary rotatonal unt of VSFA CORDIC ( b/2) The teraton process represented by the ppelne stages are eecuted adaptvely usng archtecture llustrated n Fgure 8. The elementary rotatonal unt correspondng to =4s repeated s tmes, whle for =5 4 s used only once. In order to balance the ppelne, elementary rotatonal unt for =(7, 8), (9, ), (, 2) are each pared to create one stage, snce the number of adders s the same as wth 7. Each elementary rotatonal unt has Enable sgnal, based on the locaton of logc n the 2-bt unsgned representaton of Ph. For eample, f the bnary representaton of Ph s, then the sequence of actve elementary rotatonal unt s =4, 4, 4, 4, 4, 4, 5, 3. Output Processng block s used to fold back the results obtaned n CORDIC Core nto the orgnal quadrant and 4

5 (a) ppelned CORDIC verfcaton (b) VSFA CORDIC verfcaton Fg. 7. Functonal smulaton showng nput and output output error of cosne and sne calculaton between π and π s and the average s The comparson of error performance between ppelned and VSFA CORDIC s shown n Table V. Fg. 8. Ppelned Archtecture of VSFA CORDIC [7] doman of the target angle. Ths block conssts of two fed scalng unt of / 2 and two adder/subtractor unts. IV. SIMULATION AND PERFORMANCE EVALUATION A. Smulaton and Verfcaton Both CORDIC algorthms mplemented n ths paper are specfc to generate sne and cosne functon. Therefore, t s optmzed to only capable of workng n rotaton mode. The nput argument of and y are also predefned, and the user can only nput the angle argument z. The smulaton s perfomed by usng ModelSm software. The verfcaton s done by comparng sne and cosen calculaton results produced by the proposed desgns wth the result from the model desgn wrtten n Matlab. Fgure 7a shows the functonal smulaton of ppelned CORDIC. It can be nferred from the smulaton that the desgn has 4 clock cycles latency and throughput of one. Ths amount of latency results from ppelned archtecture nterstage regsters, whch are 4 stages n total. The mamum output error of cosne and sne calculaton between π and π s and the average s The functonal smulaton of VSFA CORDIC s shown n Fgure 7b. Ths desgn has better latency, 2 clock cycles n total, compared to the conventonal CORDIC. The mamum B. Synthess and Performance Comparson The complaton and synthess of proposed desgns are performed by usng Altera Quartus II software wth FPGA DE2-7 as target board. Measurement of performance, such as resource utlzaton such as logc elements, memory bts, and multplers, and mamum workng frequency can be obtaned n complaton report. The amount of cycles can be calculated wth ModelSm. The latency s obtaned by dvdng amount of cycles needed for processng one frame wth mamum frequency. The performance of ppelned CORDIC compared to VSFA CORDIC s descrbed n Table III. It s shown that both ppelned and VSFA CORDIC have embedded multpler. In addton, the frequency are very hgh, thus both can be mplemented n hgh-speed applcatons as a trgonometrc functon unt. However, n term of area (A) and latency (T ), ppelned CORDIC s superor and preferable to be used. We also compare our ppelned CORDIC wth other desgns reported n the lterature. In order to have the same TABLE III. TABLE IV. PERFORMANCE OF PIPELINED AND VSFA CORDIC Components Ppelned VSFA Total Logc Elements,3 2,9 Combnatonal Functons,4,852 Regsters Memory Bts Embedded Multplers PLLs Fma (MHz) Latency (ns) PERFORMANCE COMPARISON OF OUR PIPELINED CORDIC WITH OTHERS Parameter Our [6] [8] [9] [] Slces , LUTs Fma (Mhz) A T ( 6 )

6 TABLE V. ERROR PERFORMANCE COMPARISON BETWEEN PIPELINED AND VSFA CORDIC Angle Cosne Sne (Real) (Ppelned) (VSFA) (Real) (Ppelned) (VSFA) Real He Value Value Error Value Error Value Value Error Value Error π/ FFF 2 π/2 π/256 3DF FFF FFF FFD 2 π/2 π/28 37B C9 C7 2 C6 3 FFE FFB 3 FFC 2 3π/8 25B3 C3F C3B 4 C3E D9 D9 D9 π/4 922 A A A A 9E 3 A π/8 C9 D9 D8F D8F C3F C3F C3F π/28 C9 FFE FFB 3 FFC 2 C9 CD 4 C6 3 π/ FFF FFF FFD FFF 2 parameter settng for benchmarkng, our ppelned desgn s syntheszed usng Xln ISE desgn sute wth Spartan 3 as target devce. For performance comparson, we use a parameter of area multpled by delay (A T ). The parameter A s defned by the amount of resources requred (n ths case, A = Slces + LUTs), whle parameter T denotes the tme requred to perform computaton. It s desred to have smallest area and shortest delay (fastest frequency). Even though [9] and [] consume smaller area, both desgns take longer delay compared to our. Based on A T parameter as can be seen n Table IV, our ppelned desgn s shown to have best performance among others. V. CONCLUSION Two CORDIC archtectures, ppelned CORDIC and Vrtually Scalng-Free Adaptve (VSFA) CORDIC, have been succesfully mplemented n Altera DE2-7 FPGA development board. The functonal verfcaton s performed by usng ModelSm software wth accuracy of 2 3 and mamum error of for ppelned CORDIC and for VSFA CORDIC. The ppelned CORDIC consumes,3 logc element, ns latency, and 42.7 MHz mamum frequency, whle VSFA CORDIC utlzes 2,9 logc element, ns latency, and MHz mamum frequency. Based on performance comparson n term of area-delay parameter(a T ), our ppelned CORDIC s shown to have best performance among others, hence more sutable to be used n varous applcatons, especally those whch requre hghspeed data transfer. [7] K. Maharatna, S. Banerjee, E. Grass, M. Krstc, and A. Troya, Modfed vrtually scalng-free adaptve cordc rotator algorthm and archtecture, Crcuts and Systems for Vdeo Technology, IEEE Transactons on, vol. 5, no., pp , 25. [8] E. Garca, R. Cumpldo, and M. Aras, Ppelned cordc desgn on fpga for a dgtal sne and cosne waves generator, n Electrcal and Electroncs Engneerng, 26 3rd Internatonal Conference on. IEEE, 26, pp. 4. [9] L. Vachhan, K. Srdharan, and P. K. Meher, Effcent cordc algorthms and archtectures for low area and hgh throughput mplementaton, Crcuts and Systems II: Epress Brefs, IEEE Transactons on, vol. 56, no., pp. 6 65, 29. [] S. Aggarwal and K. Khare, Hardware effcent archtecture for generatng sne/cosne waves, n VLSI Desgn (VLSID), 22 25th Internatonal Conference on. IEEE, 22, pp REFERENCES [] R. R. Teja and P. S. Reddy, Sne/cosne generator usng ppelned cordc processor, Proc. IACSIT Internatonal Journal of Engneerng and Techonology, vol. 3, no. 4, pp , 2. [2] V. Kantabutra, On hardware for computng eponental and trgonometrc functons, Computers, IEEE Transactons on, vol. 45, no. 3, pp , 996. [3] C. K. Cockrum, Implementaton of the cordc algorthm n a dgtal down-converter, 28. [Onlne]. Avalable: cockrum.net/cockrum Fall 28 Fnal Paper.pdf [4] J. E. Volder, The CORDIC trgonometrc computng technque, Electronc Computers, IRE Transactons on, no. 3, pp , 959. [5] J. S. Walther, A unfed algorthm for elementary functons, n Proceedngs of the May 8-2, 97, sprng jont computer conference. ACM, 97, pp [6] K. Maharatna, A. Troya, S. Banerjee, and E. Grass, Vrtually scalngfree adaptve cordc rotator, IEE Proceedngs-Computers and Dgtal Technques, vol. 5, no. 6, pp , 24. 6

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation

A New Memory Reduced Radix-4 CORDIC Processor For FFT Operation IOSR Journal of VLSI and Sgnal Processng (IOSR-JVSP) Volume, Issue 5 (May. Jun. 013), PP 09-16 e-issn: 319 400, p-issn No. : 319 4197 www.osrjournals.org A New Memory Reduced Radx-4 CORDIC Processor For

More information

The Codesign Challenge

The Codesign Challenge ECE 4530 Codesgn Challenge Fall 2007 Hardware/Software Codesgn The Codesgn Challenge Objectves In the codesgn challenge, your task s to accelerate a gven software reference mplementaton as fast as possble.

More information

Mallathahally, Bangalore, India 1 2

Mallathahally, Bangalore, India 1 2 7 IMPLEMENTATION OF HIGH PERFORMANCE BINARY SQUARER PRADEEP M C, RAMESH S, Department of Electroncs and Communcaton Engneerng, Dr. Ambedkar Insttute of Technology, Mallathahally, Bangalore, Inda pradeepmc@gmal.com,

More information

A Binarization Algorithm specialized on Document Images and Photos

A Binarization Algorithm specialized on Document Images and Photos A Bnarzaton Algorthm specalzed on Document mages and Photos Ergna Kavalleratou Dept. of nformaton and Communcaton Systems Engneerng Unversty of the Aegean kavalleratou@aegean.gr Abstract n ths paper, a

More information

Conditional Speculative Decimal Addition*

Conditional Speculative Decimal Addition* Condtonal Speculatve Decmal Addton Alvaro Vazquez and Elsardo Antelo Dep. of Electronc and Computer Engneerng Unv. of Santago de Compostela, Span Ths work was supported n part by Xunta de Galca under grant

More information

Newton-Raphson division module via truncated multipliers

Newton-Raphson division module via truncated multipliers Newton-Raphson dvson module va truncated multplers Alexandar Tzakov Department of Electrcal and Computer Engneerng Illnos Insttute of Technology Chcago,IL 60616, USA Abstract Reducton n area and power

More information

Data Representation in Digital Design, a Single Conversion Equation and a Formal Languages Approach

Data Representation in Digital Design, a Single Conversion Equation and a Formal Languages Approach Data Representaton n Dgtal Desgn, a Sngle Converson Equaton and a Formal Languages Approach Hassan Farhat Unversty of Nebraska at Omaha Abstract- In the study of data representaton n dgtal desgn and computer

More information

Improvement of Spatial Resolution Using BlockMatching Based Motion Estimation and Frame. Integration

Improvement of Spatial Resolution Using BlockMatching Based Motion Estimation and Frame. Integration Improvement of Spatal Resoluton Usng BlockMatchng Based Moton Estmaton and Frame Integraton Danya Suga and Takayuk Hamamoto Graduate School of Engneerng, Tokyo Unversty of Scence, 6-3-1, Nuku, Katsuska-ku,

More information

Parallelism for Nested Loops with Non-uniform and Flow Dependences

Parallelism for Nested Loops with Non-uniform and Flow Dependences Parallelsm for Nested Loops wth Non-unform and Flow Dependences Sam-Jn Jeong Dept. of Informaton & Communcaton Engneerng, Cheonan Unversty, 5, Anseo-dong, Cheonan, Chungnam, 330-80, Korea. seong@cheonan.ac.kr

More information

Array transposition in CUDA shared memory

Array transposition in CUDA shared memory Array transposton n CUDA shared memory Mke Gles February 19, 2014 Abstract Ths short note s nspred by some code wrtten by Jeremy Appleyard for the transposton of data through shared memory. I had some

More information

RADIX-10 PARALLEL DECIMAL MULTIPLIER

RADIX-10 PARALLEL DECIMAL MULTIPLIER RADIX-10 PARALLEL DECIMAL MULTIPLIER 1 MRUNALINI E. INGLE & 2 TEJASWINI PANSE 1&2 Electroncs Engneerng, Yeshwantrao Chavan College of Engneerng, Nagpur, Inda E-mal : mrunalngle@gmal.com, tejaswn.deshmukh@gmal.com

More information

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009.

Assignment # 2. Farrukh Jabeen Algorithms 510 Assignment #2 Due Date: June 15, 2009. Farrukh Jabeen Algorthms 51 Assgnment #2 Due Date: June 15, 29. Assgnment # 2 Chapter 3 Dscrete Fourer Transforms Implement the FFT for the DFT. Descrbed n sectons 3.1 and 3.2. Delverables: 1. Concse descrpton

More information

Hermite Splines in Lie Groups as Products of Geodesics

Hermite Splines in Lie Groups as Products of Geodesics Hermte Splnes n Le Groups as Products of Geodescs Ethan Eade Updated May 28, 2017 1 Introducton 1.1 Goal Ths document defnes a curve n the Le group G parametrzed by tme and by structural parameters n the

More information

Lecture 3: Computer Arithmetic: Multiplication and Division

Lecture 3: Computer Arithmetic: Multiplication and Division 8-447 Lecture 3: Computer Arthmetc: Multplcaton and Dvson James C. Hoe Dept of ECE, CMU January 26, 29 S 9 L3- Announcements: Handout survey due Lab partner?? Read P&H Ch 3 Read IEEE 754-985 Handouts:

More information

Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier

Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier Floatng-Pont Dvson Algorthms for an x86 Mcroprocessor wth a Rectangular Multpler Mchael J. Schulte Dmtr Tan Carl E. Lemonds Unversty of Wsconsn Advanced Mcro Devces Advanced Mcro Devces Schulte@engr.wsc.edu

More information

FPGA-based implementation of circular interpolation

FPGA-based implementation of circular interpolation Avalable onlne www.jocpr.com Journal of Chemcal and Pharmaceutcal Research, 04, 6(7):585-593 Research Artcle ISSN : 0975-7384 CODEN(USA) : JCPRC5 FPGA-based mplementaton of crcular nterpolaton Mngyu Gao,

More information

Parallel matrix-vector multiplication

Parallel matrix-vector multiplication Appendx A Parallel matrx-vector multplcaton The reduced transton matrx of the three-dmensonal cage model for gel electrophoress, descrbed n secton 3.2, becomes excessvely large for polymer lengths more

More information

An Optimal Algorithm for Prufer Codes *

An Optimal Algorithm for Prufer Codes * J. Software Engneerng & Applcatons, 2009, 2: 111-115 do:10.4236/jsea.2009.22016 Publshed Onlne July 2009 (www.scrp.org/journal/jsea) An Optmal Algorthm for Prufer Codes * Xaodong Wang 1, 2, Le Wang 3,

More information

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN

FPGA Based Fixed Width 4 4, 6 6, 8 8 and Bit Multipliers using Spartan-3AN IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.11 No.2, February 211 61 FPGA Based Fxed Wdth 4 4, 6 6, 8 8 and 12 12-Bt Multplers usng Spartan-3AN Muhammad H. Ras and Mohamed H.

More information

S1 Note. Basis functions.

S1 Note. Basis functions. S1 Note. Bass functons. Contents Types of bass functons...1 The Fourer bass...2 B-splne bass...3 Power and type I error rates wth dfferent numbers of bass functons...4 Table S1. Smulaton results of type

More information

Skew Angle Estimation and Correction of Hand Written, Textual and Large areas of Non-Textual Document Images: A Novel Approach

Skew Angle Estimation and Correction of Hand Written, Textual and Large areas of Non-Textual Document Images: A Novel Approach Angle Estmaton and Correcton of Hand Wrtten, Textual and Large areas of Non-Textual Document Images: A Novel Approach D.R.Ramesh Babu Pyush M Kumat Mahesh D Dhannawat PES Insttute of Technology Research

More information

Area Efficient Self Timed Adders For Low Power Applications in VLSI

Area Efficient Self Timed Adders For Low Power Applications in VLSI ISSN(Onlne): 2319-8753 ISSN (Prnt) :2347-6710 Internatonal Journal of Innovatve Research n Scence, Engneerng and Technology (An ISO 3297: 2007 Certfed Organzaton) Area Effcent Self Tmed Adders For Low

More information

Learning the Kernel Parameters in Kernel Minimum Distance Classifier

Learning the Kernel Parameters in Kernel Minimum Distance Classifier Learnng the Kernel Parameters n Kernel Mnmum Dstance Classfer Daoqang Zhang 1,, Songcan Chen and Zh-Hua Zhou 1* 1 Natonal Laboratory for Novel Software Technology Nanjng Unversty, Nanjng 193, Chna Department

More information

3D vector computer graphics

3D vector computer graphics 3D vector computer graphcs Paolo Varagnolo: freelance engneer Padova Aprl 2016 Prvate Practce ----------------------------------- 1. Introducton Vector 3D model representaton n computer graphcs requres

More information

R s s f. m y s. SPH3UW Unit 7.3 Spherical Concave Mirrors Page 1 of 12. Notes

R s s f. m y s. SPH3UW Unit 7.3 Spherical Concave Mirrors Page 1 of 12. Notes SPH3UW Unt 7.3 Sphercal Concave Mrrors Page 1 of 1 Notes Physcs Tool box Concave Mrror If the reflectng surface takes place on the nner surface of the sphercal shape so that the centre of the mrror bulges

More information

Complex Numbers. Now we also saw that if a and b were both positive then ab = a b. For a second let s forget that restriction and do the following.

Complex Numbers. Now we also saw that if a and b were both positive then ab = a b. For a second let s forget that restriction and do the following. Complex Numbers The last topc n ths secton s not really related to most of what we ve done n ths chapter, although t s somewhat related to the radcals secton as we wll see. We also won t need the materal

More information

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011

Outline. Digital Systems. C.2: Gates, Truth Tables and Logic Equations. Truth Tables. Logic Gates 9/8/2011 9/8/2 2 Outlne Appendx C: The Bascs of Logc Desgn TDT4255 Computer Desgn Case Study: TDT4255 Communcaton Module Lecture 2 Magnus Jahre 3 4 Dgtal Systems C.2: Gates, Truth Tables and Logc Equatons All sgnals

More information

THE low-density parity-check (LDPC) code is getting

THE low-density parity-check (LDPC) code is getting Implementng the NASA Deep Space LDPC Codes for Defense Applcatons Wley H. Zhao, Jeffrey P. Long 1 Abstract Selected codes from, and extended from, the NASA s deep space low-densty party-check (LDPC) codes

More information

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers

Content Based Image Retrieval Using 2-D Discrete Wavelet with Texture Feature with Different Classifiers IOSR Journal of Electroncs and Communcaton Engneerng (IOSR-JECE) e-issn: 78-834,p- ISSN: 78-8735.Volume 9, Issue, Ver. IV (Mar - Apr. 04), PP 0-07 Content Based Image Retreval Usng -D Dscrete Wavelet wth

More information

Compiler Design. Spring Register Allocation. Sample Exercises and Solutions. Prof. Pedro C. Diniz

Compiler Design. Spring Register Allocation. Sample Exercises and Solutions. Prof. Pedro C. Diniz Compler Desgn Sprng 2014 Regster Allocaton Sample Exercses and Solutons Prof. Pedro C. Dnz USC / Informaton Scences Insttute 4676 Admralty Way, Sute 1001 Marna del Rey, Calforna 90292 pedro@s.edu Regster

More information

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware

Using Delayed Addition Techniques to Accelerate Integer and Floating-Point Calculations in Configurable Hardware Draft submtted for publcaton. Please do not dstrbute Usng Delayed Addton echnques to Accelerate Integer and Floatng-Pont Calculatons n Confgurable Hardware Zhen Luo, Nonmember and Margaret Martonos, Member,

More information

Load Balancing for Hex-Cell Interconnection Network

Load Balancing for Hex-Cell Interconnection Network Int. J. Communcatons, Network and System Scences,,, - Publshed Onlne Aprl n ScRes. http://www.scrp.org/journal/jcns http://dx.do.org/./jcns.. Load Balancng for Hex-Cell Interconnecton Network Saher Manaseer,

More information

Type-2 Fuzzy Non-uniform Rational B-spline Model with Type-2 Fuzzy Data

Type-2 Fuzzy Non-uniform Rational B-spline Model with Type-2 Fuzzy Data Malaysan Journal of Mathematcal Scences 11(S) Aprl : 35 46 (2017) Specal Issue: The 2nd Internatonal Conference and Workshop on Mathematcal Analyss (ICWOMA 2016) MALAYSIAN JOURNAL OF MATHEMATICAL SCIENCES

More information

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching

A Fast Visual Tracking Algorithm Based on Circle Pixels Matching A Fast Vsual Trackng Algorthm Based on Crcle Pxels Matchng Zhqang Hou hou_zhq@sohu.com Chongzhao Han czhan@mal.xjtu.edu.cn Ln Zheng Abstract: A fast vsual trackng algorthm based on crcle pxels matchng

More information

Accounting for the Use of Different Length Scale Factors in x, y and z Directions

Accounting for the Use of Different Length Scale Factors in x, y and z Directions 1 Accountng for the Use of Dfferent Length Scale Factors n x, y and z Drectons Taha Soch (taha.soch@kcl.ac.uk) Imagng Scences & Bomedcal Engneerng, Kng s College London, The Rayne Insttute, St Thomas Hosptal,

More information

Cluster Analysis of Electrical Behavior

Cluster Analysis of Electrical Behavior Journal of Computer and Communcatons, 205, 3, 88-93 Publshed Onlne May 205 n ScRes. http://www.scrp.org/ournal/cc http://dx.do.org/0.4236/cc.205.350 Cluster Analyss of Electrcal Behavor Ln Lu Ln Lu, School

More information

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data

A Fast Content-Based Multimedia Retrieval Technique Using Compressed Data A Fast Content-Based Multmeda Retreval Technque Usng Compressed Data Borko Furht and Pornvt Saksobhavvat NSF Multmeda Laboratory Florda Atlantc Unversty, Boca Raton, Florda 3343 ABSTRACT In ths paper,

More information

A method for real-time implementation of HOG feature extraction

A method for real-time implementation of HOG feature extraction Invted Paper A method for real-tme mplementaton of HO feature etracton LUO Ha-bo 134 YU Xn-rong 1345 LIU Hong-me 5 DIN Qng-ha 6 1. Shenang Insttute of Automaton Chnese Academ of Scences Shenang 110016

More information

Lecture 5: Multilayer Perceptrons

Lecture 5: Multilayer Perceptrons Lecture 5: Multlayer Perceptrons Roger Grosse 1 Introducton So far, we ve only talked about lnear models: lnear regresson and lnear bnary classfers. We noted that there are functons that can t be represented

More information

Hybrid Non-Blind Color Image Watermarking

Hybrid Non-Blind Color Image Watermarking Hybrd Non-Blnd Color Image Watermarkng Ms C.N.Sujatha 1, Dr. P. Satyanarayana 2 1 Assocate Professor, Dept. of ECE, SNIST, Yamnampet, Ghatkesar Hyderabad-501301, Telangana 2 Professor, Dept. of ECE, AITS,

More information

High level vs Low Level. What is a Computer Program? What does gcc do for you? Program = Instructions + Data. Basic Computer Organization

High level vs Low Level. What is a Computer Program? What does gcc do for you? Program = Instructions + Data. Basic Computer Organization What s a Computer Program? Descrpton of algorthms and data structures to acheve a specfc ojectve Could e done n any language, even a natural language lke Englsh Programmng language: A Standard notaton

More information

CHAPTER 4 PARALLEL PREFIX ADDER

CHAPTER 4 PARALLEL PREFIX ADDER 93 CHAPTER 4 PARALLEL PREFIX ADDER 4.1 INTRODUCTION VLSI Integer adders fnd applcatons n Arthmetc and Logc Unts (ALUs), mcroprocessors and memory addressng unts. Speed of the adder often decdes the mnmum

More information

Analysis of Min Sum Iterative Decoder using Buffer Insertion

Analysis of Min Sum Iterative Decoder using Buffer Insertion Analyss of Mn Sum Iteratve ecoder usng Buffer Inserton Saravanan Swapna M.E II year, ept of ECE SSN College of Engneerng M. Anbuselv Assstant Professor, ept of ECE SSN College of Engneerng S.Salvahanan

More information

Reducing Frame Rate for Object Tracking

Reducing Frame Rate for Object Tracking Reducng Frame Rate for Object Trackng Pavel Korshunov 1 and We Tsang Oo 2 1 Natonal Unversty of Sngapore, Sngapore 11977, pavelkor@comp.nus.edu.sg 2 Natonal Unversty of Sngapore, Sngapore 11977, oowt@comp.nus.edu.sg

More information

Morphological and Median Adaptive Filters Based on LCBP Rank Filter

Morphological and Median Adaptive Filters Based on LCBP Rank Filter Telfor Journal Vol 5 No 2 2013 123 Morphologcal and Medan Adaptve Flters Based on LCBP ank Flter Dragana Prokn Member IEEE and Mlan Prokn Member IEEE Abstract The presented medan and morphologcal (mn and

More information

Fast Color Space Transformation for Embedded Controller by SA-C Recofigurable Computing

Fast Color Space Transformation for Embedded Controller by SA-C Recofigurable Computing Internatonal Journal of Informaton and Electroncs Engneerng, Vol., No., July Fast Color Space Transformaton for Embedded Controller by SA-C Recofgurable Computng Jan-Long Kuo Abstract Ths paper proposes

More information

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning

Parallel Inverse Halftoning by Look-Up Table (LUT) Partitioning Parallel Inverse Halftonng by Look-Up Table (LUT) Parttonng Umar F. Sddq and Sadq M. Sat umar@ccse.kfupm.edu.sa, sadq@kfupm.edu.sa KFUPM Box: Department of Computer Engneerng, Kng Fahd Unversty of Petroleum

More information

Specifications in 2001

Specifications in 2001 Specfcatons n 200 MISTY (updated : May 3, 2002) September 27, 200 Mtsubsh Electrc Corporaton Block Cpher Algorthm MISTY Ths document shows a complete descrpton of encrypton algorthm MISTY, whch are secret-key

More information

CPE 628 Chapter 2 Design for Testability. Dr. Rhonda Kay Gaede UAH. UAH Chapter Introduction

CPE 628 Chapter 2 Design for Testability. Dr. Rhonda Kay Gaede UAH. UAH Chapter Introduction Chapter 2 Desgn for Testablty Dr Rhonda Kay Gaede UAH 2 Introducton Dffcultes n and the states of sequental crcuts led to provdng drect access for storage elements, whereby selected storage elements are

More information

TN348: Openlab Module - Colocalization

TN348: Openlab Module - Colocalization TN348: Openlab Module - Colocalzaton Topc The Colocalzaton module provdes the faclty to vsualze and quantfy colocalzaton between pars of mages. The Colocalzaton wndow contans a prevew of the two mages

More information

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS

A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Proceedngs of the Wnter Smulaton Conference M E Kuhl, N M Steger, F B Armstrong, and J A Jones, eds A MOVING MESH APPROACH FOR SIMULATION BUDGET ALLOCATION ON CONTINUOUS DOMAINS Mark W Brantley Chun-Hung

More information

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements

Explicit Formulas and Efficient Algorithm for Moment Computation of Coupled RC Trees with Lumped and Distributed Elements Explct Formulas and Effcent Algorthm for Moment Computaton of Coupled RC Trees wth Lumped and Dstrbuted Elements Qngan Yu and Ernest S.Kuh Electroncs Research Lab. Unv. of Calforna at Berkeley Berkeley

More information

Evaluation of an Enhanced Scheme for High-level Nested Network Mobility

Evaluation of an Enhanced Scheme for High-level Nested Network Mobility IJCSNS Internatonal Journal of Computer Scence and Network Securty, VOL.15 No.10, October 2015 1 Evaluaton of an Enhanced Scheme for Hgh-level Nested Network Moblty Mohammed Babker Al Mohammed, Asha Hassan.

More information

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs

Resource Efficient Design and Implementation of Standard and Truncated Multipliers using FPGAs Proceedngs of the World Congress on Engneerng 2011 Vol II, July 6-8, 2011, London, U.K. Resource Effcent Desgn and Implementaton of Standard and Truncated Multplers usng FPGAs Muhammad H. Ras, Member,

More information

3D Virtual Eyeglass Frames Modeling from Multiple Camera Image Data Based on the GFFD Deformation Method

3D Virtual Eyeglass Frames Modeling from Multiple Camera Image Data Based on the GFFD Deformation Method NICOGRAPH Internatonal 2012, pp. 114-119 3D Vrtual Eyeglass Frames Modelng from Multple Camera Image Data Based on the GFFD Deformaton Method Norak Tamura, Somsangouane Sngthemphone and Katsuhro Ktama

More information

Electrical analysis of light-weight, triangular weave reflector antennas

Electrical analysis of light-weight, triangular weave reflector antennas Electrcal analyss of lght-weght, trangular weave reflector antennas Knud Pontoppdan TICRA Laederstraede 34 DK-121 Copenhagen K Denmark Emal: kp@tcra.com INTRODUCTION The new lght-weght reflector antenna

More information

AVO Modeling of Monochromatic Spherical Waves: Comparison to Band-Limited Waves

AVO Modeling of Monochromatic Spherical Waves: Comparison to Band-Limited Waves AVO Modelng of Monochromatc Sphercal Waves: Comparson to Band-Lmted Waves Charles Ursenbach* Unversty of Calgary, Calgary, AB, Canada ursenbach@crewes.org and Arnm Haase Unversty of Calgary, Calgary, AB,

More information

Simulation Based Analysis of FAST TCP using OMNET++

Simulation Based Analysis of FAST TCP using OMNET++ Smulaton Based Analyss of FAST TCP usng OMNET++ Umar ul Hassan 04030038@lums.edu.pk Md Term Report CS678 Topcs n Internet Research Sprng, 2006 Introducton Internet traffc s doublng roughly every 3 months

More information

DESIGN OF A HAPTIC DEVICE FOR EXCAVATOR EQUIPPED WITH CRUSHER

DESIGN OF A HAPTIC DEVICE FOR EXCAVATOR EQUIPPED WITH CRUSHER DESIGN OF A HAPTIC DEVICE FOR EXCAVATOR EQUIPPED WITH CRUSHER Kyeong Won Oh, Dongnam Km Korea Unversty, Graduate School 5Ga-1, Anam-Dong, Sungbuk-Gu, Seoul, Korea {locosk, smleast}@korea.ac.kr Jong-Hyup

More information

Multi-stable Perception. Necker Cube

Multi-stable Perception. Necker Cube Mult-stable Percepton Necker Cube Spnnng dancer lluson, Nobuuk Kaahara Fttng and Algnment Computer Vson Szelsk 6.1 James Has Acknowledgment: Man sldes from Derek Hoem, Lana Lazebnk, and Grauman&Lebe 2008

More information

Circuit Analysis I (ENGR 2405) Chapter 3 Method of Analysis Nodal(KCL) and Mesh(KVL)

Circuit Analysis I (ENGR 2405) Chapter 3 Method of Analysis Nodal(KCL) and Mesh(KVL) Crcut Analyss I (ENG 405) Chapter Method of Analyss Nodal(KCL) and Mesh(KVL) Nodal Analyss If nstead of focusng on the oltages of the crcut elements, one looks at the oltages at the nodes of the crcut,

More information

A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING. James Moscola, Young H. Cho, John W. Lockwood

A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING. James Moscola, Young H. Cho, John W. Lockwood A RECONFIGURABLE ARCHITECTURE FOR MULTI-GIGABIT SPEED CONTENT-BASED ROUTING James Moscola, Young H. Cho, John W. Lockwood Dept. of Computer Scence and Engneerng Washngton Unversty, St. Lous, MO {jmm5,

More information

Analysis of Continuous Beams in General

Analysis of Continuous Beams in General Analyss of Contnuous Beams n General Contnuous beams consdered here are prsmatc, rgdly connected to each beam segment and supported at varous ponts along the beam. onts are selected at ponts of support,

More information

Secure and Fast Fingerprint Authentication on Smart Card

Secure and Fast Fingerprint Authentication on Smart Card SETIT 2005 3 rd Internatonal Conference: Scences of Electronc, Technologes of Informaton and Telecommuncatons March 27-31, 2005 TUNISIA Secure and Fast Fngerprnt Authentcaton on Smart Card Y. S. Moon*,

More information

An Accurate Evaluation of Integrals in Convex and Non convex Polygonal Domain by Twelve Node Quadrilateral Finite Element Method

An Accurate Evaluation of Integrals in Convex and Non convex Polygonal Domain by Twelve Node Quadrilateral Finite Element Method Internatonal Journal of Computatonal and Appled Mathematcs. ISSN 89-4966 Volume, Number (07), pp. 33-4 Research Inda Publcatons http://www.rpublcaton.com An Accurate Evaluaton of Integrals n Convex and

More information

Assembler. Building a Modern Computer From First Principles.

Assembler. Building a Modern Computer From First Principles. Assembler Buldng a Modern Computer From Frst Prncples www.nand2tetrs.org Elements of Computng Systems, Nsan & Schocken, MIT Press, www.nand2tetrs.org, Chapter 6: Assembler slde Where we are at: Human Thought

More information

A fast algorithm for color image segmentation

A fast algorithm for color image segmentation Unersty of Wollongong Research Onlne Faculty of Informatcs - Papers (Arche) Faculty of Engneerng and Informaton Scences 006 A fast algorthm for color mage segmentaton L. Dong Unersty of Wollongong, lju@uow.edu.au

More information

THEORETICAL BACKGROUND FOR THE APPLET DESIGN AND TEST OF DIGITAL SYSTEMS ON RT-LEVEL AND RELATED EXERCISES

THEORETICAL BACKGROUND FOR THE APPLET DESIGN AND TEST OF DIGITAL SYSTEMS ON RT-LEVEL AND RELATED EXERCISES TALLINN TECHNICAL UNIVERSITY Faculty of Informaton Technology Department of Computer Engneerng Char of Computer Engneerng and Dagnostcs THEORETICAL BACKGROUND FOR THE APPLET DESIGN AND TEST OF DIGITAL

More information

High-Boost Mesh Filtering for 3-D Shape Enhancement

High-Boost Mesh Filtering for 3-D Shape Enhancement Hgh-Boost Mesh Flterng for 3-D Shape Enhancement Hrokazu Yagou Λ Alexander Belyaev y Damng We z Λ y z ; ; Shape Modelng Laboratory, Unversty of Azu, Azu-Wakamatsu 965-8580 Japan y Computer Graphcs Group,

More information

FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER

FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER FPGA IMPLEMENTATION OF RADIX-10 PARALLEL DECIMAL MULTIPLIER A Dssertaton Submtted In Partal Fulflment of the Requred for the Degree of MASTER OF TECHNOLOGY In VLSI Desgn Submtted By GEETA Roll no. 601361009

More information

Problem Definitions and Evaluation Criteria for Computational Expensive Optimization

Problem Definitions and Evaluation Criteria for Computational Expensive Optimization Problem efntons and Evaluaton Crtera for Computatonal Expensve Optmzaton B. Lu 1, Q. Chen and Q. Zhang 3, J. J. Lang 4, P. N. Suganthan, B. Y. Qu 6 1 epartment of Computng, Glyndwr Unversty, UK Faclty

More information

Support Vector Machines

Support Vector Machines /9/207 MIST.6060 Busness Intellgence and Data Mnng What are Support Vector Machnes? Support Vector Machnes Support Vector Machnes (SVMs) are supervsed learnng technques that analyze data and recognze patterns.

More information

Load-Balanced Anycast Routing

Load-Balanced Anycast Routing Load-Balanced Anycast Routng Chng-Yu Ln, Jung-Hua Lo, and Sy-Yen Kuo Department of Electrcal Engneerng atonal Tawan Unversty, Tape, Tawan sykuo@cc.ee.ntu.edu.tw Abstract For fault-tolerance and load-balance

More information

Wishing you all a Total Quality New Year!

Wishing you all a Total Quality New Year! Total Qualty Management and Sx Sgma Post Graduate Program 214-15 Sesson 4 Vnay Kumar Kalakband Assstant Professor Operatons & Systems Area 1 Wshng you all a Total Qualty New Year! Hope you acheve Sx sgma

More information

2x x l. Module 3: Element Properties Lecture 4: Lagrange and Serendipity Elements

2x x l. Module 3: Element Properties Lecture 4: Lagrange and Serendipity Elements Module 3: Element Propertes Lecture : Lagrange and Serendpty Elements 5 In last lecture note, the nterpolaton functons are derved on the bass of assumed polynomal from Pascal s trangle for the fled varable.

More information

Shape-adaptive DCT and Its Application in Region-based Image Coding

Shape-adaptive DCT and Its Application in Region-based Image Coding Internatonal Journal of Sgnal Processng, Image Processng and Pattern Recognton, pp.99-108 http://dx.do.org/10.14257/sp.2014.7.1.10 Shape-adaptve DCT and Its Applcaton n Regon-based Image Codng Yamn Zheng,

More information

Sum of Linear and Fractional Multiobjective Programming Problem under Fuzzy Rules Constraints

Sum of Linear and Fractional Multiobjective Programming Problem under Fuzzy Rules Constraints Australan Journal of Basc and Appled Scences, 2(4): 1204-1208, 2008 ISSN 1991-8178 Sum of Lnear and Fractonal Multobjectve Programmng Problem under Fuzzy Rules Constrants 1 2 Sanjay Jan and Kalash Lachhwan

More information

High resolution 3D Tau-p transform by matching pursuit Weiping Cao* and Warren S. Ross, Shearwater GeoServices

High resolution 3D Tau-p transform by matching pursuit Weiping Cao* and Warren S. Ross, Shearwater GeoServices Hgh resoluton 3D Tau-p transform by matchng pursut Wepng Cao* and Warren S. Ross, Shearwater GeoServces Summary The 3D Tau-p transform s of vtal sgnfcance for processng sesmc data acqured wth modern wde

More information

Solving two-person zero-sum game by Matlab

Solving two-person zero-sum game by Matlab Appled Mechancs and Materals Onlne: 2011-02-02 ISSN: 1662-7482, Vols. 50-51, pp 262-265 do:10.4028/www.scentfc.net/amm.50-51.262 2011 Trans Tech Publcatons, Swtzerland Solvng two-person zero-sum game by

More information

Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits

Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits Repeater Inserton for Two-Termnal Nets n Three-Dmensonal Integrated Crcuts Hu Xu, Vasls F. Pavlds, and Govann De Mchel LSI - EPFL, CH-5, Swtzerland, {hu.xu,vasleos.pavlds,govann.demchel}@epfl.ch Abstract.

More information

Decomposition of Grey-Scale Morphological Structuring Elements in Hardware

Decomposition of Grey-Scale Morphological Structuring Elements in Hardware Decomposton of Grey-Scale Morpholocal Structurn Elements n Hardware I Andreads, C Fyrndes, A Gasteratos and Y Boutals Secton of Electroncs & Informaton Systems Technoloy Department of Electrcal & Computer

More information

Programming in Fortran 90 : 2017/2018

Programming in Fortran 90 : 2017/2018 Programmng n Fortran 90 : 2017/2018 Programmng n Fortran 90 : 2017/2018 Exercse 1 : Evaluaton of functon dependng on nput Wrte a program who evaluate the functon f (x,y) for any two user specfed values

More information

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS

NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS ARPN Journal of Engneerng and Appled Scences 006-017 Asan Research Publshng Network (ARPN). All rghts reserved. NUMERICAL SOLVING OPTIMAL CONTROL PROBLEMS BY THE METHOD OF VARIATIONS Igor Grgoryev, Svetlana

More information

Obstacle-Aware Routing Problem in. a Rectangular Mesh Network

Obstacle-Aware Routing Problem in. a Rectangular Mesh Network Appled Mathematcal Scences, Vol. 9, 015, no. 14, 653-663 HIKARI Ltd, www.m-hkar.com http://dx.do.org/10.1988/ams.015.411911 Obstacle-Aware Routng Problem n a Rectangular Mesh Network Norazah Adzhar Department

More information

The stream cipher MICKEY-128 (version 1) Algorithm specification issue 1.0

The stream cipher MICKEY-128 (version 1) Algorithm specification issue 1.0 The stream cpher MICKEY-128 (verson 1 Algorthm specfcaton ssue 1. Steve Babbage Vodafone Group R&D, Newbury, UK steve.babbage@vodafone.com Matthew Dodd Independent consultant matthew@mdodd.net www.mdodd.net

More information

Simulation: Solving Dynamic Models ABE 5646 Week 11 Chapter 2, Spring 2010

Simulation: Solving Dynamic Models ABE 5646 Week 11 Chapter 2, Spring 2010 Smulaton: Solvng Dynamc Models ABE 5646 Week Chapter 2, Sprng 200 Week Descrpton Readng Materal Mar 5- Mar 9 Evaluatng [Crop] Models Comparng a model wth data - Graphcal, errors - Measures of agreement

More information

SLAM Summer School 2006 Practical 2: SLAM using Monocular Vision

SLAM Summer School 2006 Practical 2: SLAM using Monocular Vision SLAM Summer School 2006 Practcal 2: SLAM usng Monocular Vson Javer Cvera, Unversty of Zaragoza Andrew J. Davson, Imperal College London J.M.M Montel, Unversty of Zaragoza. josemar@unzar.es, jcvera@unzar.es,

More information

Dynamic Code Block Size for JPEG 2000

Dynamic Code Block Size for JPEG 2000 Dynamc Code Block Sze for JPEG 2000 Png-Sng Tsa a, Yann LeCornec b a Dept. of Computer Scence, Unv. of Texas Pan Amercan, 1201 W. Unv. Dr., Ednburg, TX USA 78539-2999; b Sgma Desgns, Inc., 1778 McCarthy

More information

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier

Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier Some materal adapted from Mohamed Youns, UMBC CMSC 611 Spr 2003 course sldes Some materal adapted from Hennessy & Patterson / 2003 Elsever Scence Performance = 1 Executon tme Speedup = Performance (B)

More information

Lobachevsky State University of Nizhni Novgorod. Polyhedron. Quick Start Guide

Lobachevsky State University of Nizhni Novgorod. Polyhedron. Quick Start Guide Lobachevsky State Unversty of Nzhn Novgorod Polyhedron Quck Start Gude Nzhn Novgorod 2016 Contents Specfcaton of Polyhedron software... 3 Theoretcal background... 4 1. Interface of Polyhedron... 6 1.1.

More information

REMOTE SENSING REQUIREMENTS DEVELOPMENT: A SIMULATION-BASED APPROACH

REMOTE SENSING REQUIREMENTS DEVELOPMENT: A SIMULATION-BASED APPROACH REMOTE SENSING REQUIREMENTS DEVEOPMENT: A SIMUATION-BASED APPROAC V. Zanon a, B. Davs a, R. Ryan b, G. Gasser c, S. Blonsk b a Earth Scence Applcatons Drectorate, Natonal Aeronautcs and Space Admnstraton,

More information

Learning-based License Plate Detection on Edge Features

Learning-based License Plate Detection on Edge Features Learnng-based Lcense Plate Detecton on Edge Features Wng Teng Ho, Woo Hen Yap, Yong Haur Tay Computer Vson and Intellgent Systems (CVIS) Group Unverst Tunku Abdul Rahman, Malaysa wngteng_h@yahoo.com, woohen@yahoo.com,

More information

Related-Mode Attacks on CTR Encryption Mode

Related-Mode Attacks on CTR Encryption Mode Internatonal Journal of Network Securty, Vol.4, No.3, PP.282 287, May 2007 282 Related-Mode Attacks on CTR Encrypton Mode Dayn Wang, Dongda Ln, and Wenlng Wu (Correspondng author: Dayn Wang) Key Laboratory

More information

DETC ANALYSIS OF THREE DEGREE OF FREEDOM 6 6 TENSEGRITY PLATFORM

DETC ANALYSIS OF THREE DEGREE OF FREEDOM 6 6 TENSEGRITY PLATFORM Proceedngs of 006 DETC: ASME 006 Desgn Engneerng Techncal Conferences and Computers and Informaton n Engneerng Conference September 0-, 006, Phladelpha, Pennsylvana, USA DETC006-990 AAYSIS OF THREE DEGREE

More information

On Reconfiguration-Oriented Approximate Adder Design and Its Application

On Reconfiguration-Oriented Approximate Adder Design and Its Application On Reconfguraton-Orented Approxmate Adder Desgn and Its Applcaton Rong Ye, Tng Wang, Feng Yuan, Rakesh Kumar and Qang Xu Chk RElable Computng Laboratory (CRE) Department of Computer Scence & Engneerng

More information

Real-time Motion Capture System Using One Video Camera Based on Color and Edge Distribution

Real-time Motion Capture System Using One Video Camera Based on Color and Edge Distribution Real-tme Moton Capture System Usng One Vdeo Camera Based on Color and Edge Dstrbuton YOSHIAKI AKAZAWA, YOSHIHIRO OKADA, AND KOICHI NIIJIMA Graduate School of Informaton Scence and Electrcal Engneerng,

More information

Random Kernel Perceptron on ATTiny2313 Microcontroller

Random Kernel Perceptron on ATTiny2313 Microcontroller Random Kernel Perceptron on ATTny233 Mcrocontroller Nemanja Djurc Department of Computer and Informaton Scences, Temple Unversty Phladelpha, PA 922, USA nemanja.djurc@temple.edu Slobodan Vucetc Department

More information

Positive Semi-definite Programming Localization in Wireless Sensor Networks

Positive Semi-definite Programming Localization in Wireless Sensor Networks Postve Sem-defnte Programmng Localzaton n Wreless Sensor etworks Shengdong Xe 1,, Jn Wang, Aqun Hu 1, Yunl Gu, Jang Xu, 1 School of Informaton Scence and Engneerng, Southeast Unversty, 10096, anjng Computer

More information

Improving The Test Quality for Scan-based BIST Using A General Test Application Scheme

Improving The Test Quality for Scan-based BIST Using A General Test Application Scheme _ Improvng The Test Qualty for can-based BIT Usng A General Test Applcaton cheme Huan-Chh Tsa Kwang-Tng Cheng udpta Bhawmk Department of ECE Bell Laboratores Unversty of Calforna Lucent Technologes anta

More information

Support Vector Machines

Support Vector Machines Support Vector Machnes Decson surface s a hyperplane (lne n 2D) n feature space (smlar to the Perceptron) Arguably, the most mportant recent dscovery n machne learnng In a nutshell: map the data to a predetermned

More information