Procedia - Social and Behavioral Sciences 195 ( 2015 ) World Conference on Technology, Innovation and Entrepreneurship

Size: px
Start display at page:

Download "Procedia - Social and Behavioral Sciences 195 ( 2015 ) World Conference on Technology, Innovation and Entrepreneurship"

Transcription

1 Available online at ScienceDirect Procedia - Social and Behavioral Sciences 195 ( 2015 ) World Conference on Technology, Innovation and Entrepreneurship Investigation of the Performance of Nikhilam Multiplication Algorithm Can Eyupoglu a * a Istanbul Commerce University, Faculty of Engineering and Design, Department of Computer Engineering, Istanbul, 34840, Turkey Abstract Multiplication is one of the most important operations in computer arithmetic. Multiplication is used in many operations such as squaring, division and computing reciprocal. Moreover, multiplication is a very significant arithmetic operation for lots of signal processing applications which are convolution, correlation, frequency analysis, image processing etc. The efficiency of multiplication operation is crucial for the process time of these applications. Nikhilam algorithm is one of the algorithms developed for increasing the efficiency and reducing the cost in order to simplify multiplication. In this work, the performance of Nikhilam multiplication algorithm is analyzed in terms of the number of multiplication and the total process time for different bit lengths The The Authors. Authors. Published Published by by Elsevier Elsevier Ltd. Ltd. This is an open access article under the CC BY-NC-ND license ( Peer-review under responsibility of Istanbul University. Peer-review under responsibility of Istanbul Univeristy. Keywords: Computer Arithmetic, Multiplication, Nikhilam Algorithm 1. Introduction In computer arithmetic, multiplication is one of the most significant operations. There are a lot of operations (i.e., squaring, division and computing reciprocal) using multiplication (Dwivedi, 2013). Furthermore, the efficiency of multiplication operation is vital owing to the use of digital signal processing applications such as correlation, frequency analysis, filtering and image processing (Patil et al., 2014). * Corresponding author. Tel.: /3235; fax: address: ceyupoglu@ticaret.edu.tr The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license ( Peer-review under responsibility of Istanbul Univeristy. doi: /j.sbspro

2 1960 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) Multiplication is an important arithmetic operation used frequently in hardware level in digital filtering (Madke and Zafar, 2014). In order to implement modulators, cryptosystems, ALU (Arithmetic Logic Unit) and many other systems, the efficiency of multiplication operation is a basis (Mishra and Pradhan, 2012). Adding two integers of n-bits takes O(n) bit operations and multiplying two integers of n-bits takes O(n 2 ) bit operations in classical method or long multiplication method. In terms of the number of bit operations, complexity of addition operation is optimum, but it is not optimal for integers (Dwivedi, 2013). In order for improving O(n 2 ) multiplication bound, several algorithms are explored such as Karatsuba multiplication algorithm (Karatsuba and Ofman, 1963), Toom-Cook algorithm (Cook and Aanderaa, 1969), Schonhage-Strassen interger multiplication algorithm (Schonhage et al., 1971) and Furer algorithm (Furer, 2007). Nikhilam multiplication algorithm is one of these algorithms. Nikhilam algorithm is a sutra or method coming from Vedic mathematics (Tirthaji, 1992). In addition, it is used to perform efficient multiplication for small inputs. Moreover, Nikhilam algorithm performs multiplication operation by converting large multiplication to small multiplication along with some addition, subtraction and shifting operations (Dwivedi, 2013). In this study, it is thought that multiplication is performed by multiplicand and multiplier having equal length. The rest of the paper is organized as follows. In section 2, Nikhilam multiplication algorithm is explained. Section 3 investigates the performance of Nikhilam algorithm for different bit lengths. Finally, conclusions being under study are summarized in section Method Vedic mathematics is an ancient math and it was discovered by Shri Bharati Krishna Tirthaji. Furthermore, Vedic mathematics includes all mental calculations interested in mathematics and covers geometry and trigonometry. Shri Bharati Krishna Tirthaji who is a mathematician and philosopher rediscovered a 1500BC Vedic math between 1911 and 1918 (Sriskandarajah, 2003). The mental calculations of Vedic mathematics are organized as 16 simple sutras (Madke and Zafar, 2014). a*b A = (Nearest base) a B = (Nearest base) b C=A*B D=a B=b A Result =100*D+C Result of multiplication operation Fig. 1. Flowchart of Nikhilam algorithm (Multiplication of two 2-digit numbers which are smaller than the nearest base).

3 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) In Vedic mathematics, Nikhilam sutra is one of these 16 sutras. Moreover, it is used to convert large-digits multiplication to small-digits multiplication with some additional subtraction, addition and shifting operations. Classical multiplication method needs four multiplications in order to perform 2-digit multiplication operation. In Nikhilam algorithm, 2-digit multiplication operation can be performed with one multiplication (Dwivedi, 2013). The multiplication of two 2-digit decimal numbers which are smaller than the nearest base is calculated as shown in Fig * 97 A = =4 B = =3 C=4*3=12 D=96 3=97 4=93 Result = 100 * Fig. 2. Calculation of 96*97 multiplication operation using Nikhilam algorithm. The cost of addition and subtraction operations is less than the cost of multiplication operation (Dwivedi, 2013). For example, the calculation of 96*97 multiplication operation using Nikhilam algorithm is shown in Fig. 2. This multiplication operation is calculated with four 1-digit multiplication along with some addition and shift operations in classical multiplication method. As it is seen in flowchart, Nikhilam algorithm requires one multiplication, one addition, three subtraction and one shift operations in order to perform this multiplication operation. Therefore, Nikhilam algorithm is more efficient than classical multiplication method. The multiplication of two 3-digit decimal numbers which are greater than the nearest base is calculated as shown in Fig. 3. As it is different from the multiplication of two 2-digit decimal numbers which are smaller than the nearest base, the nearest base is subtracted from the multiplicand and multiplier. The calculation of 106*107 multiplication operation using Nikhilam algorithm is shown in Fig. 4. According the flowchart, the result of 3-digit multiplication operation is calculated with only one 1-digit multiplication. In addition, 3-digit multiplication operation requires nine multiplications in classical multiplication method.

4 1962 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) a*b A=a (Nearest base) B=b (Nearest base) C=A*B D=a+B=b+A Result =100*D+C Result of multiplication operation Fig. 3. Flowchart of Nikhilam algorithm (Multiplication of two 2-digit numbers which are greater than the nearest base). 106 * 107 A= =6 B= =7 C=6*7=42 D=106+7=107+6=113 Result = 100 * Fig. 4. Calculation of 106*107 multiplication operation using Nikhilam algorithm.

5 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) Results and Discussion In this study, the performance of Nikhilam algorithm is analyzed for multiplicand and multiplier having 4, 8, 16 and 32 bit length. Furthermore, the performance of Nikhilam algorithm is investigated in terms of the number of multiplication and the total process time. The applications used for performance analysis are implemented using MATLAB R2014a and the computer used for testing has these features: Windows 7 64 bit Operating System, Intel Core i5-3317u 1.70 GHz Processor and 4 GB RAM. The performance analysis of Nikhilam algorithm in terms of the number of multiplication for different bit lengths is given in Fig. 5. As shown in the graph, the number of multiplication is one and the same for different bit lengths because Nikhilam algorithm performs multiplication operation by converting large multiplication to small multiplication with some extra addition, subtraction and shifting operations. In addition, the number of multiplication increases along with the amount of hardware and thus the cost required for performing multiplication operation raises. Moreover, the cost of multiplication operation is greater than the cost of addition, subtraction and shifting operations. The number of multiplication of Nikhilam algorithm is less than classical multiplication method. The performance of Nikhilam algorithm in terms of the total process time for different bit lengths is analyzed as shown in Fig. 6. As seen in the graph, the more the bit length raises, the more the total process time increases. This is because the number of required addition, subtraction and shifting operations increases along with the bit length. Besides, the total process time is inversely proportional to the processing speed. The increase of the total process time decreases the processing speed of multiplication. When compared to each other, Nikhilam algorithm gives better results than classical multiplication method in terms of the total process time because the number of multiplication required for performing the operation is less than the requirement in classical multiplication method. Fig. 5. Performance analysis of Nikhilam algorithm in terms of the number of multiplication for different bit lengths.

6 1964 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) Conclusion Fig. 6. Performance analysis of Nikhilam algorithm in terms of the total process time for different bit lengths. In this work, the performance of Nikhilam multiplication algorithm is investigated. The performance analysis is carried out for different bit lengths. The number of multiplication and the total process time are used as analysis parameters. According to the study results, the number of multiplication is one and the same for different bit lengths in Nikhilam algorithm. The more the bit length rises, the more the total process time increases. Furthermore, Nikhilam algorithm has better results than classical multiplication method in terms of the number of multiplication and the total process time. The reason is that the number of multiplication and the cost required to perform multiplication operation are less than classical multiplication method. As a next step, the performance of Nikhilam algorithm can be compared with the performance of the other algorithms developed in order for performing multiplication operation. Besides, an algorithm can be developed for increasing the efficiency of multiplication operation and reducing the processing cost. References Cook, S. A., & Aanderaa, S. O. (1969). On the minimum computation time of the functions. Transactions of the American Mathematical Society. Dwivedi, S. P. (2013). An efficient multiplication algorithm using Nikhilam method. Fifth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom), Sept, Bangalore, IET, ISBN: , Furer, M. (2007). Faster integer multiplication. Proc. of the ACM Symposium on Theory of Computing. Karatsuba, A., & Ofman, Y. (1963). Multiplication of multidigit numbers on automata. English Translation in Soviet Physics Doklady. Madke, D., & Zafar, S. (2014). Polynomial multiplication using Karatsuba and Nikhilam Sutra. International Journal of Advanced Research in Computer Science and Software Engineering, 4 (6), Mishra, S., & Pradhan, M. (2012). Synthesis comparison of Karatsuba multiplierusing polynomial multiplication, vedic multiplier and classical multiplier. International Journal of Computer Applications, 41 (9), Patil, S., Manjunatha, D. V., & Kiran, D. (2014). Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation. International Conference on Advances in Electronics, Computers and Communications (ICAECC), Oct., Bangalore, IEEE, DOI: /ICAECC , 1-6.

7 Can Eyupoglu / Procedia - Social and Behavioral Sciences 195 ( 2015 ) Schonhage, A., Strassen, V., & Zanichelli, F. (1971). Schnelle Multiplikation grosser Zahlen. Computing 7. Sriskandarajah, J. (2003). Secrets of Ancient Maths: Vedic Mathematics. Journal of Indic Studies Foundation, Tirthaji, B. K. M. (1992). Vedic mathematics. Motilal Banarsidass Publication.

An Efficient Elliptic Curve Cryptography Arithmetic Using Nikhilam Multiplication

An Efficient Elliptic Curve Cryptography Arithmetic Using Nikhilam Multiplication The International Journal Of Engineering And Science (IJES) Volume 4 Issue 4 Pages PP.45-50 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 An Efficient Elliptic Curve Cryptography Arithmetic Using Nikhilam

More information

REALIZATION OF MULTIPLE- OPERAND ADDER-SUBTRACTOR BASED ON VEDIC MATHEMATICS

REALIZATION OF MULTIPLE- OPERAND ADDER-SUBTRACTOR BASED ON VEDIC MATHEMATICS REALIZATION OF MULTIPLE- OPERAND ADDER-SUBTRACTOR BASED ON VEDIC MATHEMATICS NEETA PANDEY 1, RAJESHWARI PANDEY 2, SAMIKSHA AGARWAL 3, PRINCE KUMAR 4 Department of Electronics and Communication Engineering

More information

ISSN: (Online) Volume 2, Issue 10, October 2014 International Journal of Advance Research in Computer Science and Management Studies

ISSN: (Online) Volume 2, Issue 10, October 2014 International Journal of Advance Research in Computer Science and Management Studies ISSN: 2321-7782 (Online) Volume 2, Issue 10, October 2014 International Journal of Advance Research in Computer Science and Management Studies Research Article / Survey Paper / Case Study Available online

More information

Chapter 2: Divide and Conquer

Chapter 2: Divide and Conquer Chapter : Divide and Conquer Anna Brandenberger, Anton Malakhveitchouk January 6, 018 This is the second chapter of the augmented transcript of a lecture given by Luc Devroye on the 11th of January 018

More information

Area-Time Efficient Square Architecture

Area-Time Efficient Square Architecture AMSE JOURNALS 2015-Series: Advances D; Vol. 20; N 1; pp 21-34 Submitted March 2015; Revised Sept. 21, 2015; Accepted Oct. 15, 2015 Area-Time Efficient Square Architecture *Ranjan Kumar Barik, **Manoranjan

More information

How to Do Word Problems. Building the Foundation

How to Do Word Problems. Building the Foundation Building the Foundation The notion that Mathematics is a language, is held by many mathematicians and is being expressed on frequent occasions. Mathematics is the language of science. It is unique among

More information

Survey on Implementation of IEEE754 Floating Point Number Division using Vedic Techniques

Survey on Implementation of IEEE754 Floating Point Number Division using Vedic Techniques Survey on Implementation of IEEE754 Floating Point Number Division using Vedic Techniques 1 Rajani M, 2 S Sridevi 1 M.Tech, 2 Asst. Professor 1 Electronics and Communication 1 CMRIT, Bangalore, Karnataka

More information

NZ Mathematics Level 1-Yr 9 Curriculum Objectives Addressed Within Numbers Up! Volcanic Panic

NZ Mathematics Level 1-Yr 9 Curriculum Objectives Addressed Within Numbers Up! Volcanic Panic 4-7 1-11 1 Number Count, order and compare numbers up to 5, then later to 9, and then up to 20. Make sets up to 5 (then 9, then 20). Explore the number system from zero to 99 Rote count from zero to 99

More information

Squaring using Vedic mathematics and its architectures: a survey

Squaring using Vedic mathematics and its architectures: a survey www.ijiarec.com ISSN:2348-2079 Volume-6 Issue-1 International Journal of Intellectual Advancements and Research in Engineering Computations Squaring using Vedic mathematics and its architectures: a survey

More information

Computers and Mathematics with Applications

Computers and Mathematics with Applications Computers and Mathematics with Applications 57 (009) 1494 1501 Contents lists available at ScienceDirect Computers and Mathematics with Applications journal homepage: www.elsevier.com/locate/camwa A low-complexity

More information

MIRRORED VEDIC VERTICALLY AND CROSSWISE MULTIPLICATION TECHNIQUE (MVVCMT): LONG INTEGER MULTIPLICATION ALGORITHM

MIRRORED VEDIC VERTICALLY AND CROSSWISE MULTIPLICATION TECHNIQUE (MVVCMT): LONG INTEGER MULTIPLICATION ALGORITHM MIRRORED VEDIC VERTICALLY AND CROSSWISE MULTIPLICATION TECHNIQUE (MVVCMT): LONG INTEGER MULTIPLICATION ALGORITHM EVON M. O. ABU-TAIEH, PHD Faculty of Information System, Jordan University-Aqaba-Jordan

More information

A Toolbox for Teaching Image Fusion in Matlab

A Toolbox for Teaching Image Fusion in Matlab Available online at www.sciencedirect.com ScienceDirect Procedia - Social and Behavioral Sciences 197 ( 2015 ) 525 530 7th World Conference on Educational Sciences, (WCES-2015), 05-07 February 2015, Novotel

More information

An 8-Bit Scientific Calculator Based Intel 8086 Virtual Machine Emulator

An 8-Bit Scientific Calculator Based Intel 8086 Virtual Machine Emulator Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 21 (2013 ) 506 511 The 4th International Conference on Emerging Ubiquitous Systems and Pervasive Networks (EUSPN-2013)

More information

Learning Log Title: CHAPTER 3: ARITHMETIC PROPERTIES. Date: Lesson: Chapter 3: Arithmetic Properties

Learning Log Title: CHAPTER 3: ARITHMETIC PROPERTIES. Date: Lesson: Chapter 3: Arithmetic Properties Chapter 3: Arithmetic Properties CHAPTER 3: ARITHMETIC PROPERTIES Date: Lesson: Learning Log Title: Date: Lesson: Learning Log Title: Chapter 3: Arithmetic Properties Date: Lesson: Learning Log Title:

More information

FPGA IMPLEMENTATION OF DFT PROCESSOR USING VEDIC MULTIPLIER. Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India

FPGA IMPLEMENTATION OF DFT PROCESSOR USING VEDIC MULTIPLIER. Amrita School of Engineering, Coimbatore, Amrita Vishwa Vidyapeetham, India Volume 118 No. 10 2018, 51-56 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu doi: 10.12732/ijpam.v118i10.7 ijpam.eu FPGA IMPLEMENTATION OF DFT PROCESSOR USING

More information

Available online at ScienceDirect. Procedia Technology 24 (2016 )

Available online at   ScienceDirect. Procedia Technology 24 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 24 (2016 ) 1120 1126 International Conference on Emerging Trends in Engineering, Science and Technology (ICETEST - 2015) FPGA

More information

An Extended Byte Carry Labeling Scheme for Dynamic XML Data

An Extended Byte Carry Labeling Scheme for Dynamic XML Data Available online at www.sciencedirect.com Procedia Engineering 15 (2011) 5488 5492 An Extended Byte Carry Labeling Scheme for Dynamic XML Data YU Sheng a,b WU Minghui a,b, * LIU Lin a,b a School of Computer

More information

Available online at ScienceDirect. The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013)

Available online at  ScienceDirect. The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 11 ( 2013 ) 206 211 The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013) FPGA Implementation

More information

FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics

FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics R. Sai Siva Teja 1, A. Madhusudhan 2 1 M.Tech Student, 2 Assistant Professor, Dept of ECE, Anurag Group of Institutions

More information

A Rapid Automatic Image Registration Method Based on Improved SIFT

A Rapid Automatic Image Registration Method Based on Improved SIFT Available online at www.sciencedirect.com Procedia Environmental Sciences 11 (2011) 85 91 A Rapid Automatic Image Registration Method Based on Improved SIFT Zhu Hongbo, Xu Xuejun, Wang Jing, Chen Xuesong,

More information

Properly even harmonious labelings of disconnected graphs

Properly even harmonious labelings of disconnected graphs Available online at www.sciencedirect.com ScienceDirect AKCE International Journal of Graphs and Combinatorics 12 (2015) 193 203 www.elsevier.com/locate/akcej Properly even harmonious labelings of disconnected

More information

Hardware Design and Software Simulation for Four Classical Cryptosystems

Hardware Design and Software Simulation for Four Classical Cryptosystems Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 21 (2013 ) 500 505 The 4 th International Conference on Emerging Ubiquitous Systems and Pervasive Networks (EUSPN-2013)

More information

Vedic Mathematics Based Floating Point Multiplier Implementation for 24 Bit FFT Computation

Vedic Mathematics Based Floating Point Multiplier Implementation for 24 Bit FFT Computation IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p-ISSN: 2278-8735 PP 44-51 www.iosrjournals.org Vedic Mathematics Based Floating Point Multiplier Implementation

More information

Available online at ScienceDirect. Procedia Engineering 99 (2015 )

Available online at   ScienceDirect. Procedia Engineering 99 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 99 (2015 ) 575 580 APISAT2014, 2014 Asia-Pacific International Symposium on Aerospace Technology, APISAT2014 A 3D Anisotropic

More information

An Efficient Design of Vedic Multiplier using New Encoding Scheme

An Efficient Design of Vedic Multiplier using New Encoding Scheme An Efficient Design of Vedic Multiplier using New Encoding Scheme Jai Skand Tripathi P.G Student, United College of Engineering & Research, India Priya Keerti Tripathi P.G Student, Jaypee University of

More information

Novel High Speed Vedic Maths Multiplier P. Harish Kumar 1 S.Krithiga 2

Novel High Speed Vedic Maths Multiplier P. Harish Kumar 1 S.Krithiga 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 02, 2015 ISSN (online): 2321-0613 Novel High Speed Vedic Maths Multiplier P. Harish Kumar 1 S.Krithiga 2 1 M.E Student

More information

SINGLE PRECISION FLOATING POINT DIVISION

SINGLE PRECISION FLOATING POINT DIVISION SINGLE PRECISION FLOATING POINT DIVISION 1 NAJIB GHATTE, 2 SHILPA PATIL, 3 DEEPAK BHOIR 1,2,3 Fr. Conceicao Rodrigues College of Engineering, Fr. Agnel Ashram, Bandstand, Bandra (W), Mumbai: 400 050, India

More information

Available online at ScienceDirect. Procedia Computer Science 59 (2015 )

Available online at   ScienceDirect. Procedia Computer Science 59 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 59 (2015 ) 419 426 International Conference on Computer Science and Computational Intelligence (ICCSCI 2015) Degree Centrality

More information

Available online at ScienceDirect. Procedia Technology 17 (2014 )

Available online at  ScienceDirect. Procedia Technology 17 (2014 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 17 (2014 ) 528 533 Conference on Electronics, Telecommunications and Computers CETC 2013 Social Network and Device Aware Personalized

More information

Procedia Computer Science

Procedia Computer Science Procedia Computer Science 3 (2011) 1049 1054 Procedia Computer Science 00 (2010) 000 000 Procedia Computer Science www.elsevier.com/locate/procedia www.elsevier.com/locate/procedia WCIT-2010 A simple shuffle-based

More information

Counting Sets of Lattice Points in the Plane with a Given Diameter under the Manhattan and Chebyshev Distances

Counting Sets of Lattice Points in the Plane with a Given Diameter under the Manhattan and Chebyshev Distances Theory and Applications of Mathematics & Computer Science 4 (2) (2014) 140 153 Counting Sets of Lattice Points in the Plane with a Given Diameter under the Manhattan and Chebyshev Distances Mugurel Ionuţ

More information

Development of Search Engines using Lucene: An Experience

Development of Search Engines using Lucene: An Experience Available online at www.sciencedirect.com Procedia Social and Behavioral Sciences 18 (2011) 282 286 Kongres Pengajaran dan Pembelajaran UKM, 2010 Development of Search Engines using Lucene: An Experience

More information

Fig.1. Floating point number representation of single-precision (32-bit). Floating point number representation in double-precision (64-bit) format:

Fig.1. Floating point number representation of single-precision (32-bit). Floating point number representation in double-precision (64-bit) format: 1313 DESIGN AND PERFORMANCE ANALYSIS OF DOUBLE- PRECISION FLOATING POINT MULTIPLIER USING URDHVA TIRYAGBHYAM SUTRA Y SRINIVASA RAO 1, T SUBHASHINI 2, K RAMBABU 3 P.G Student 1, Assistant Professor 2, Assistant

More information

Procedia - Social and Behavioral Sciences 191 ( 2015 ) WCES 2014

Procedia - Social and Behavioral Sciences 191 ( 2015 ) WCES 2014 Available online at www.sciencedirect.com ScienceDirect Procedia - Social and Behavioral Sciences 191 ( 2015 ) 1790 1795 WCES 2014 POWEROPT. Power Engineering Optimization Techniques Educational Software

More information

DESIGN OF HIGH SPEED OPTIMIZED VEDIC MULTIPLICATION TECHNIQUES

DESIGN OF HIGH SPEED OPTIMIZED VEDIC MULTIPLICATION TECHNIQUES Int. J. Chem. Sci.: 14(4), 2016, 3025-3036 ISSN 0972-768X www.sadgurupublications.com DESIGN OF HIGH SPEED OPTIMIZED VEDIC MULTIPLICATION TECHNIQUES D. RAJASEKAR a* and E. ANBALAGAN b a Pallavaraja College

More information

The Further Mathematics Support Programme

The Further Mathematics Support Programme Degree Topics in Mathematics Groups A group is a mathematical structure that satisfies certain rules, which are known as axioms. Before we look at the axioms, we will consider some terminology. Elements

More information

Available online at ScienceDirect. Procedia Engineering 111 (2015 )

Available online at  ScienceDirect. Procedia Engineering 111 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 111 (2015 ) 902 906 XXIV R-S-P seminar, Theoretical Foundation of Civil Engineering (24RSP) (TFoCE 2015) About development and

More information

Design a DSP Operations using Vedic Mathematics

Design a DSP Operations using Vedic Mathematics International conference on Communication and Signal Processing, April 3-5, 2013, India Design a DSP Operations using Vedic Mathematics Akhalesh K. Itawadiya, Rajesh Mahle, Vivek Patel, Dadan Kumar Abstract

More information

Design of High Speed Area Efficient IEEE754 Floating Point Multiplier

Design of High Speed Area Efficient IEEE754 Floating Point Multiplier Design of High Speed Area Efficient IEEE754 Floating Point Multiplier Mownika V. Department of Electronics and Communication Engineering Student*, Narayana Engineering College, Nellore, Andhra Pradesh,

More information

Development of Encapsulated Class Complexity Metric

Development of Encapsulated Class Complexity Metric Available online at www.sciencedirect.com Procedia Technology 4 (2012 ) 754 760 C3IT-2012 Development of Encapsulated Class Complexity Metric A. Yadav a, R. A. Khan a a D. I.T,Babasaheb Bhimrao Ambedkar

More information

Available online at ScienceDirect. The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013)

Available online at  ScienceDirect. The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 11 ( 2013 ) 614 620 The 4th International Conference on Electrical Engineering and Informatics (ICEEI 2013) Reversible Fragile

More information

High speed DCT design using Vedic mathematics N.J.R. Muniraj 1 and N.Senathipathi 2

High speed DCT design using Vedic mathematics N.J.R. Muniraj 1 and N.Senathipathi 2 464 N.J.R.Muniraj/ Elixir Adv. Engg. Info. 9 (0) 464-468 Available online at www.elixirpublishers.com (Elixir International Journal) Advanced Engineering Informatics Elixir Adv. Engg. Info. 9 (0) 464-468

More information

Performance Analysis of Adaptive Beamforming Algorithms for Smart Antennas

Performance Analysis of Adaptive Beamforming Algorithms for Smart Antennas Available online at www.sciencedirect.com ScienceDirect IERI Procedia 1 (214 ) 131 137 214 International Conference on Future Information Engineering Performance Analysis of Adaptive Beamforming Algorithms

More information

Available online at ScienceDirect. Procedia Computer Science 103 (2017 )

Available online at   ScienceDirect. Procedia Computer Science 103 (2017 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 103 (2017 ) 505 510 XIIth International Symposium «Intelligent Systems», INTELS 16, 5-7 October 2016, Moscow, Russia Network-centric

More information

Hemraj Sharma 1, Abhilasha 2

Hemraj Sharma 1, Abhilasha 2 FPGA Implementation of Pipelined Architecture of Point Arithmetic Core and Analysis of Area and Timing Performances Hemraj Sharma 1, Abhilasha 2 1 JECRC University, M.Tech VLSI Design, Rajasthan, India

More information

ScienceDirect. A Human-Machine Interface Evaluation Method Based on Balancing Principles

ScienceDirect. A Human-Machine Interface Evaluation Method Based on Balancing Principles Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 69 ( 2014 ) 13 19 24th DAAAM International Symposium on Intelligent Manufacturing and Automation, 2013 A Human-Machine Interface

More information

Medium Term Plan Year 4

Medium Term Plan Year 4 Wk Unit Strands Objectives 1 Block B2.c: Classify and sketch 2D shapes according to the concept of symmetry Rehearse the concept of line symmetry Classify polygons according to their lines of symmetry

More information

ScienceDirect. Analogy between immune system and sensor replacement using mobile robots on wireless sensor networks

ScienceDirect. Analogy between immune system and sensor replacement using mobile robots on wireless sensor networks Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 35 (2014 ) 1352 1359 18 th International Conference in Knowledge Based and Intelligent Information & Engineering Systems

More information

An Efficient Approach to an 8-Bit Digital Multiplier Architecture based on Ancient Indian Mathematics

An Efficient Approach to an 8-Bit Digital Multiplier Architecture based on Ancient Indian Mathematics An Efficient Approach to an 8-Bit Digital Multiplier Architecture based on Ancient Indian Mathematics Shardul P. Telharkar (B.E.) Dept. of Electronics and Telecommunications K J Somaiya Autonomous College

More information

DSP-Based Parallel Processing Model of Image Rotation

DSP-Based Parallel Processing Model of Image Rotation Available online at www.sciencedirect.com Procedia Engineering 5 (20) 2222 2228 Advanced in Control Engineering and Information Science DSP-Based Parallel Processing Model of Image Rotation ZHANG Shuang,2a,2b,

More information

Experimental modelling of the cluster analysis processes

Experimental modelling of the cluster analysis processes Available online at www.sciencedirect.com Procedia Engineering 48 (2012 ) 673 678 MMaMS 2012 Experimental modelling of the cluster analysis processes Peter Trebu a a, Jana Hal inová a * a Technical University

More information

Unit 2: Accentuate the Negative Name:

Unit 2: Accentuate the Negative Name: Unit 2: Accentuate the Negative Name: 1.1 Using Positive & Negative Numbers Number Sentence A mathematical statement that gives the relationship between two expressions that are composed of numbers and

More information

VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS

VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS I.V.VAIBHAV 1, K.V.SAICHARAN 1, B.SRAVANTHI 1, D.SRINIVASULU 2 1 Students of Department of ECE,SACET, Chirala, AP, India 2 Associate

More information

Available online at ScienceDirect. Procedia Computer Science 60 (2015 )

Available online at   ScienceDirect. Procedia Computer Science 60 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 60 (2015 ) 1014 1020 19th International Conference on Knowledge Based and Intelligent Information and Engineering Systems

More information

VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER BASED ON VEDIC MULTIPLICATION TECHNIQUE

VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER BASED ON VEDIC MULTIPLICATION TECHNIQUE VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER BASED ON VEDIC MULTIPLICATION TECHNIQUE PRAGATI SACHAN M.Tech (VLSI) Scholar, Electronics and communication Engineering, Jayoti Vidyapeeth Women s University

More information

Properties and Definitions

Properties and Definitions Section 0.1 Contents: Operations Defined Multiplication as an Abbreviation Visualizing Multiplication Commutative Properties Parentheses Associative Properties Identities Zero Product Answers to Exercises

More information

Procedia - Social and Behavioral Sciences 143 ( 2014 ) CY-ICER D visualization in teaching anatomy

Procedia - Social and Behavioral Sciences 143 ( 2014 ) CY-ICER D visualization in teaching anatomy Available online at www.sciencedirect.com ScienceDirect Procedia - Social and Behavioral Sciences 143 ( 2014 ) 367 371 CY-ICER 2014 3D visualization in teaching anatomy David Brazina a, Rostislav Fojtik

More information

Counting shapes 1.4.6

Counting shapes 1.4.6 GRADE R_TERM 1 WEEK TOPIC CONTENT CAMI KEYSTROKE CAMI Program Count in ones 1.1.1.1; 1.1.1.2; 1.1.1.3 1.1.1.4 Cami Math Count pictures 1.1.3.1; 1.1.3.2; 1 & 2 Counting 1.1.3.3; 1.1.3.4; Counting in units

More information

ScienceDirect. Plan Restructuring in Multi Agent Planning

ScienceDirect. Plan Restructuring in Multi Agent Planning Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 46 (2015 ) 396 401 International Conference on Information and Communication Technologies (ICICT 2014) Plan Restructuring

More information

Encryption à la Mod Name

Encryption à la Mod Name Rock Around the Clock Part Encryption à la Mod Let s call the integers,, 3,, 5, and the mod 7 encryption numbers and define a new mod 7 multiplication operation, denoted by, in the following manner: a

More information

Available online at ScienceDirect. Procedia Computer Science 98 (2016 )

Available online at   ScienceDirect. Procedia Computer Science 98 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 98 (2016 ) 515 521 The 3rd International Symposium on Emerging Information, Communication and Networks (EICN 2016) A Speculative

More information

Fixed-Width Recursive Multipliers

Fixed-Width Recursive Multipliers Fixed-Width Recursive Multipliers Presented by: Kevin Biswas Supervisors: Dr. M. Ahmadi Dr. H. Wu Department of Electrical and Computer Engineering University of Windsor Motivation & Objectives Outline

More information

Available online at ScienceDirect. Procedia Engineering 192 (2017 )

Available online at   ScienceDirect. Procedia Engineering 192 (2017 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 192 (2017 ) 113 118 TRANSCOM 2017: International scientific conference on sustainable, modern and safe transport Utilization

More information

A.1 Numbers, Sets and Arithmetic

A.1 Numbers, Sets and Arithmetic 522 APPENDIX A. MATHEMATICS FOUNDATIONS A.1 Numbers, Sets and Arithmetic Numbers started as a conceptual way to quantify count objects. Later, numbers were used to measure quantities that were extensive,

More information

9 Multiplication and Division

9 Multiplication and Division 9 Multiplication and Division Multiplication is done by doing shifts and additions. Multiplying two (unsigned) numbers of n bits each results in a product of 2n bits. Example: 0110 x 0011 (6x3) At start,

More information

Achieve Significant Throughput Gains in Wireless Networks with Large Delay-Bandwidth Product

Achieve Significant Throughput Gains in Wireless Networks with Large Delay-Bandwidth Product Available online at www.sciencedirect.com ScienceDirect IERI Procedia 10 (2014 ) 153 159 2014 International Conference on Future Information Engineering Achieve Significant Throughput Gains in Wireless

More information

This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail.

This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail. Powered by TCPDF (www.tcpdf.org) This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail. Zhang, Xiaojing; Lindberg, Theresa;

More information

Beating Hand-Tuned Assembly. David Richardson

Beating Hand-Tuned Assembly. David Richardson Beating Hand-Tuned Assembly David Richardson d.g.richardson@gmail.com Outline Problem Hand tuned assembly Faster than assembly All optimization is like this 2 Multi Precision Arithmetic 11111111111111

More information

Mathematical Model of Network Address Translation Port Mapping

Mathematical Model of Network Address Translation Port Mapping Available online at www.sciencedirect.com ScienceDirect AASRI Procedia 8 (2014 ) 105 111 2014 AASRI Conference on Sports Engineering and Computer Science (SECS 2014) Mathematical Model of Network Address

More information

A Totally Astar-based Multi-path Algorithm for the Recognition of Reasonable Route Sets in Vehicle Navigation Systems

A Totally Astar-based Multi-path Algorithm for the Recognition of Reasonable Route Sets in Vehicle Navigation Systems Available online at www.sciencedirect.com ScienceDirect Procedia - Social and Behavioral Scien ce s 96 ( 2013 ) 1069 1078 13th COTA International Conference of Transportation Professionals (CICTP 2013)

More information

Design of Vedic Multiplier for Digital Signal Processing Applications R.Naresh Naik 1, P.Siva Nagendra Reddy 2, K. Madan Mohan 3

Design of Vedic Multiplier for Digital Signal Processing Applications R.Naresh Naik 1, P.Siva Nagendra Reddy 2, K. Madan Mohan 3 Design of Vedic for Digital Signal Processing Applications R.Naresh Naik 1, P.Siva Nagendra Reddy 2, K. Madan Mohan 3 1 P.G. Scholar (M. Tech), Dept. of ECE, Intell Engineering College, Anantapur 2 P.G.

More information

Available online at ScienceDirect. Procedia Computer Science 34 (2014 )

Available online at   ScienceDirect. Procedia Computer Science 34 (2014 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 34 (2014 ) 680 685 International Workshop on Software Defined Networks for a New Generation of Applications and Services

More information

Lecture 7: Divide & Conquer 2. Integer Multiplication. & Matrix Multiplication. CS 341: Algorithms. Tuesday, Jan 29 th 2019

Lecture 7: Divide & Conquer 2. Integer Multiplication. & Matrix Multiplication. CS 341: Algorithms. Tuesday, Jan 29 th 2019 Lecture 7: Divide & Conquer 2 Integer Multiplication & Matrix Multiplication CS 341: Algorithms Tuesday, Jan 29 th 2019 1 Outline For Today 1. Integer Multiplication 2. Matrix Multiplication 2 Outline

More information

What we still don t know about addition and multiplication

What we still don t know about addition and multiplication What we still don t know about addition and multiplication Carl Pomerance, Dartmouth College Hanover, New Hampshire, USA Michigan State University, October 11, 2016 You would think that all of the issues

More information

Math Interim Mini-Tests. 3rd Grade Mini-Tests

Math Interim Mini-Tests. 3rd Grade Mini-Tests 3rd Grade Mini-Tests Mini-Test Name Availability Area of Plane Figures-01 Gr 3_Model, Reason, & Solve Problems-04 Multiplicative Properties & Factors-01 Patterns & Using the Four Operations-01 Real-World

More information

Available online at ScienceDirect. Procedia Computer Science 45 (2015 )

Available online at  ScienceDirect. Procedia Computer Science 45 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 45 (2015 ) 205 214 International Conference on Advanced Computing Technologies and Applications (ICACTA- 2015) Automatic

More information

What we still don t know about addition and multiplication

What we still don t know about addition and multiplication What we still don t know about addition and multiplication Trjitzinsky Memorial Lectures I, University of Illinois Urbana Champaign, November 27, 2018 Carl Pomerance Dartmouth College (emeritus) University

More information

Run-Time Reconfigurable multi-precision floating point multiplier design based on pipelining technique using Karatsuba-Urdhva algorithms

Run-Time Reconfigurable multi-precision floating point multiplier design based on pipelining technique using Karatsuba-Urdhva algorithms Run-Time Reconfigurable multi-precision floating point multiplier design based on pipelining technique using Karatsuba-Urdhva algorithms 1 Shruthi K.H., 2 Rekha M.G. 1M.Tech, VLSI design and embedded system,

More information

Verilog Implementation of High Performance RC6 Algorithm using Ancient Indian Vedic Mathematics

Verilog Implementation of High Performance RC6 Algorithm using Ancient Indian Vedic Mathematics www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.17, November-2013, Pages:1994-2002 Verilog Implementation of High Performance RC6 Algorithm using Ancient Indian Vedic Mathematics D. RAJESH

More information

On JAM of Triangular Fuzzy Number Matrices

On JAM of Triangular Fuzzy Number Matrices 117 On JAM of Triangular Fuzzy Number Matrices C.Jaisankar 1 and R.Durgadevi 2 Department of Mathematics, A. V. C. College (Autonomous), Mannampandal 609305, India ABSTRACT The fuzzy set theory has been

More information

The mathematics you have learned about so

The mathematics you have learned about so VISUALIZING EXTRAORDINARY WAYS TO MULTIPLY LECTURE 4 The mathematics you have learned about so far has been addition ( adding quantities ); subtraction ( adding negative quantities ); and some ratios and

More information

IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers

IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers International Journal of Research in Computer Science ISSN 2249-8257 Volume 1 Issue 1 (2011) pp. 1-7 White Globe Publications www.ijorcs.org IEEE-754 compliant Algorithms for Fast Multiplication of Double

More information

The p-sized partitioning algorithm for fast computation of factorials of numbers

The p-sized partitioning algorithm for fast computation of factorials of numbers J Supercomput (2006) 38:73 82 DOI 10.1007/s11227-006-7285-5 The p-sized partitioning algorithm for fast computation of factorials of numbers Ahmet Ugur Henry Thompson C Science + Business Media, LLC 2006

More information

A comparative study of Floating Point Multipliers Using Ripple Carry Adder and Carry Look Ahead Adder

A comparative study of Floating Point Multipliers Using Ripple Carry Adder and Carry Look Ahead Adder A comparative study of Floating Point Multipliers Using Ripple Carry Adder and Carry Look Ahead Adder 1 Jaidev Dalvi, 2 Shreya Mahajan, 3 Saya Mogra, 4 Akanksha Warrier, 5 Darshana Sankhe 1,2,3,4,5 Department

More information

Designing Programmable Logic Controller (PLC) Experiment Set with Internal Experiment Blocks

Designing Programmable Logic Controller (PLC) Experiment Set with Internal Experiment Blocks Procedia - Social and Behavioral Sciences 28 (2011) 494 498 WCETR 2011 Designing Programmable Logic Controller (PLC) Experiment Set with Internal Experiment Blocks Erdal Yilmaz a *, Sevan Katrancioglu

More information

Heinemann is a registered trademark of Pearson Education Limited

Heinemann is a registered trademark of Pearson Education Limited Heinemann Teaching and Learning Software and Matching Charts s Y5/P6 Introduction The Heinemann allows you to add an interactive dimension to your maths lessons, making the of key mathematical concepts

More information

Ancient System of Operations: Computing with Mathematical Devices. By: Calvin L. Fitts Jr. History of Mathematics. Ms.

Ancient System of Operations: Computing with Mathematical Devices. By: Calvin L. Fitts Jr. History of Mathematics. Ms. Ancient System of Operations 1 Running head: ANCIENT SYSTEMS OF OPERATIONS Ancient System of Operations: Computing with Mathematical Devices By: Calvin L. Fitts Jr. History of Mathematics Ms. Jennifer

More information

Unit 3: Multiplication and Division Reference Guide pages x 7 = 392 factors: 56, 7 product 392

Unit 3: Multiplication and Division Reference Guide pages x 7 = 392 factors: 56, 7 product 392 Lesson 1: Multiplying Integers and Decimals, part 1 factor: any two or more numbers multiplied to form a product 56 x 7 = 392 factors: 56, 7 product 392 Integers: all positive and negative whole numbers

More information

COMMUNITY UNIT SCHOOL DISTRICT 200

COMMUNITY UNIT SCHOOL DISTRICT 200 COMMUNITY UNIT SCHOOL DISTRICT 200 Regular Math Middle School Grade 8 1. Subject Expectation (State Goal 6) Essential Learning 1 (Learning Standard A) (Learning Standard D) Students will be able to demonstrate

More information

Time efficient signed Vedic multiplier using redundant binary representation

Time efficient signed Vedic multiplier using redundant binary representation Time efficient signed Vedic multiplier using redundant binary representation Ranjan Kumar Barik, Manoranjan Pradhan, Rutuparna Panda Department of Electronics and Telecommunication Engineering, VSS University

More information

VHDL implementation of 32-bit floating point unit (FPU)

VHDL implementation of 32-bit floating point unit (FPU) VHDL implementation of 32-bit floating point unit (FPU) Nikhil Arora Govindam Sharma Sachin Kumar M.Tech student M.Tech student M.Tech student YMCA, Faridabad YMCA, Faridabad YMCA, Faridabad Abstract The

More information

Citation for the original published paper (version of record):

Citation for the original published paper (version of record): http://www.diva-portal.org This is the published version of a paper published in Procedia Engineering. Citation for the original published paper (version of record): Zhang, D., Lu, J., Wang, L., Li, J.

More information

Rational Numbers: Multiply and Divide

Rational Numbers: Multiply and Divide Rational Numbers: Multiply and Divide Multiplying Positive and Negative Numbers You know that when you multiply a positive number by a positive number, the result is positive. Multiplication with negative

More information

Available online at ScienceDirect. Procedia Technology 24 (2016 )

Available online at   ScienceDirect. Procedia Technology 24 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 24 (2016 ) 790 795 International Conference on Emerging Trends in Engineering, Science and Technology (ICETEST - 2015) Implementation

More information

Available online at ScienceDirect. Procedia Computer Science 57 (2015 )

Available online at   ScienceDirect. Procedia Computer Science 57 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 57 (2015 ) 885 889 3rd International Conference on Recent Trends in Computing 2015 (ICRTC-2015) Analyzing the Realization

More information

ICIMTR International Conference on Innovation, Management and Technology Research, Malaysia, September, 2013

ICIMTR International Conference on Innovation, Management and Technology Research, Malaysia, September, 2013 Available online at www.sciencedirect.com ScienceDirect Procedia - Social and Behavioral Scien ce s 129 ( 2014 ) 518 526 ICIMTR 2013 International Conference on Innovation, Management and Technology Research,

More information

DESIGN AND ANALYSIS OF COMPETENT ARITHMETIC AND LOGIC UNIT FOR RISC PROCESSOR

DESIGN AND ANALYSIS OF COMPETENT ARITHMETIC AND LOGIC UNIT FOR RISC PROCESSOR DESIGN AND ANALYSIS OF COMPETENT ARITHMETIC AND LOGIC UNIT FOR RISC PROCESSOR M. Priyanka 1 and T. Ravi 2 1 M.Tech VLSI Design, Sathyabama University, Chennai, Tamil Nadu, India 2 Department of Electronics

More information

Design of a Parallel Adder Circuit for a Heavy Computing Environment and the Performance Analysis of Multiplication Algorithm

Design of a Parallel Adder Circuit for a Heavy Computing Environment and the Performance Analysis of Multiplication Algorithm 2017 IEEE 7th International Advance Computing Conference Design of a Parallel Adder Circuit for a Heavy Computing Environment and the Performance Analysis of Multiplication Algorithm Jayanta Kumar Das

More information

Available online at ScienceDirect. Procedia Computer Science 79 (2016 )

Available online at  ScienceDirect. Procedia Computer Science 79 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 79 (2016 ) 483 489 7th International Conference on Communication, Computing and Virtualization 2016 Novel Content Based

More information

ScienceDirect. -IRRESOLUTE MAPS IN TOPOLOGICAL SPACES K. Kannan a, N. Nagaveni b And S. Saranya c a & c

ScienceDirect. -IRRESOLUTE MAPS IN TOPOLOGICAL SPACES K. Kannan a, N. Nagaveni b And S. Saranya c a & c Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 47 (2015 ) 368 373 ON βˆ g -CONTINUOUS AND βˆ g -IRRESOLUTE MAPS IN TOPOLOGICAL SPACES K. Kannan a, N. Nagaveni b And S.

More information