Architecture choices. Functional specifications. expensive loop (in time and cost) Hardware and Software partitioning. Hardware synthesis
|
|
- Violet Todd
- 6 years ago
- Views:
Transcription
1 Introduction of co-simulation in the design cycle of the real- control for electrical systems R.RUELLAND, J.C.HAPIOT, G.GATEAU Laboratoire d'electrotechnique et d'electronique Industrielle Unité Mixte de Recherche I.N.P.T.-E.N.S.E.E.I.H.T. / C.N.R.S. B.P , rue Camichel Toulouse Cedex 7 - FRANCE ruelland, hapiot, gateau}@leei.enseeiht.fr Tel. : , Fax. : URL : Abstract: The design of a real control device for electrical systems is a complex task because the constraints are various and include severe and precision requirements. The electrical systems heterogeneity, the technology available, and the structure of algorithms which are more and more complex have to be taken into account to respect these constraints. An example of co-simulation including a microprocessor simulator is presented for the design of a numeric speed control of a D.C. current machine. The co-simulation includes the simulation of the electro-mechanical system with the Saber simulator from Analogy, associated with a digital control unit with an instruction set simulator of the microcontroller from Motorola. This stage allows us to test differents software synthesis and to compare the co-simulation results with experimental results. Key-Words: Control system architecture, real control, electrical systems, co-simulation. 1 Introduction. The choice, the design and the experimental validation of the control architecture actually represent a large part in the development cycle of real control applications. These stages can have serious consequence on the control performances. Therefore, in order to respect the numerous constraints such as requirements, precision, development, cost,...the designer must take into account a lot of parameters. A part of these parameters are the structure of the algorithms, the technology available, the nature of the controlled system composed of a continuous part (an electrical machine associated to mechanics) and a discrete part (the static power converter),... According to this description, the designer of real control systems needs assistance, firstly for the architecture choice and also to estimate if all the constraints can be reached with the selected architecture before starting the hardware design. We have focussed our study on the integration of microprocessor simulators and co-simulation technique in the development cycle of the control of an electrical drive associated with a static power converter. The paper is organized as follow. In section 2, the co-simulation technique is introduced within the development cycle for control systems. The third section discusses about related work on the models of software processor. We present in the fourth section an example of co-simulation applied to the numeric speed control of an electrical machine. The next section is dedicated to the confrontation of simulation and experimental results. The last section conclude about the results and present our future objective. 2 The co-simulation in the design cycle The development cycle is composed by several significant stages [4] which can be illustrated by the figure The choice of an Architecture: This includes the choice of the microprocessor model, the hardware devices (FPGA, EPROM,... ), the communication interface Hardware and Software partitionning: Usually all the functionalities are divided into tasks. Each task must be assigned to a hardware or software part. There is a great interactivity with the previous stage.
2 expensive loop (in and cost) Functional specifications Hardware synthesis Hardware and Software partitioning System integration performance evaluation Hardware prototype Architecture choices Software synthesis Optimisation loop Co-simulation Fig. 1 : Using co-simulation in the development cycle 3. Hardware and Software synthesis: That consists to generating the custom Hardware code (FPGA, EPROM), to generating software, and to adapting the wordlength of communication interface between hardware and software but also with analog domain System Integration and Performance evaluation: During the integration stage, software/hardware interaction is evaluated in a real prototype or an emulator[8]. In that stage, the objective is to know if the timing requirements and functional specifications are respected. All the stages in this design cycle are naturally iterative. The last stage is certainly the most expensive. If the specifications are not reached, any stage can be redefined. That's why for the estimation performance of a control unit, we use the co-simulation technique. The co-simulation term is used in different contexts but usually concern the use of connected heterogeneous computation models [11][7]. Our purpose is to use the co-simulation in the last stages of the design, to jointly simulate the software, the hardware and the electromechanical parts. In the development cycle, we place the co-simulation step after the synthesis of the differents technologies (code generation, interfaces choices,... ) and we do not make the co-simulation of the hardware part because we focus our study on the software performance estimation. In the application dedicated to the control of electrical systems, the control system have hard constraints. Concerning the computation, the microprocessors are the most critical components. Therefore a bad accuracy in the estimation of software performance can have a serious consequence on the design choices. That's why in this first step we show the related approach to estimate and simulate software performances. 3 Models of software processors. Nowadays, processors simulation can be achieved by different ways [1]. The technical choice mainly depends on objectives we want to reach. An overview of methods currently used is given in this part: A Hardware detailed model: This approach consists in describing the internal hardware architecture as arithmetic and logic unit, memory management unit, etc... with a hardware description language like VHDL or Verilog. A very good accuracy can be obtained with this model. Despite the relative precision, the computation is very large (some thousand instructions per second). This accuracy seems to be useless compared to our objectives. A Bus functional model: This model does not execute any software. It simulates only the pin behaviour during a reading or writing operation of the processor. The bus transaction frequency can be represented by a stochastic model. This model is mainly used to help the hardware interface development. An Instruction Set Simulator (ISS): That type of simulator is often provided in the processor development toolkit. It allows designer to debug program because ISS is a software which can read microprocessor instruction and simulate its execution. They are built using the interpretive simulation technique. Consequently, they can provide information about resources like registers and memories. They can also provide timing information at cycle level. The performance estimation of a software, using an instruction set simulators, have a great interest even if they have a slow simulation speed (200 to 20k instructions/s) and if they are very difficult to extend.[3] A Compiled simulation: The basic idea is to translate the target binary
3 code in an "assembler level" C code, which can be executed on a standard workstation. During the transposition, some informations are added like informations for example. This type of simulators is faster than ISS simulators because steps like instruction decodage or instruction fetch have disappeared. Because processor resources are C variables, they can easily be visualized during the simulation using a standard debugger. This type of simulators seems to be more interesting than ISS but they are not very developed [10][5]. An estimation by annotation: Here, the objective is to estimate the execution s of the High Level Language used. This is done using a benchmark program. The benchmark is built with all the current elements used in the HLL. This program is then analyzed with profiler or assembly language tools. Once this step done, the principle is to use the data base created before, by annotating the tested program. The information annotation allow us to estimate the program execution. However, this method has a poor accuracy because this principle cannot include compiler optimization and because it cannot consider architectural features like pipeline for example.[9] According to our objectives and in view of the different models features, the instruction set simulation and the compiled simulation seems to be the more interesting techniques. 4 A co-simulation application. A co-simulation between SABER simulator from Analogy and a 68K simulator [2] is presented in this part. The 68K microcontroller is simulated using the instruction set simulator written in C language. The communication between the both simulators is achieved by using the MAST language of SABER. These capabilities of SABER simulator permit us to call 68K simulator during the simulation of the electrical system at each sampling period. 4.1 The electrical system and its control unit structure. A numeric speed control of a D.C. machine has been chosen to illustrate the co-simulation possibilities in the electrical systems domain. In the Saber simulator, the electrical system is modelled and includes an electrical D.C machine associated to mechanics, fed by a four quadrants chopper. The numeric speed control is based on a cascade control algorithm which includes a current loop (cf figure 2). C language + Ωref - Sim68k Ωm Speed Control Iref + - Ωm Fork Current SABER simulator +Machine Im Chopper Fig. 2 : Cascade regulation diagram. Load The control loop for the current is composed by an analog fork current control. The numeric speed control loop, computed by the 68K microcontroller simulator with a fixed point precision, is based on a Proportional Integral control algorithm. The 68K microcontroller works with a fixed sampling period and the reference current is updated only at the end of the control algorithm computation.(cf. figure 3). i/o transfert Te(k) Ωm(k) 68k computation Iref(k) Fig. 3 : The real- events. Te(k+1) Ωm In this first stage, the sensors are perfect and the interface between analog and digital domain is done by perfects "ADC" (analog to digital converter). 4.2 Synchronization between the two simulators. The SABER simulator allows us to do mixed-signal simulation (digital and analog). Moreover, the communication between the two simulators can be scheduled using the discretes events simulation technnique. By using the SABER simulator language (MAST), we have scheduled the tasks as described in figure 3. A
4 sim68k call is done at each sampling period computed by SABER. The argument sent to the sim68k function is the mechanical speed. Then the sim68k simulates the control program execution which correspond to the speed control algorithm. At this stage, the sim68k function send back to SABER the new reference current and the computation. The computation is used by SABER to schedule a new event, which corresponds with update the reference current only after the calculation (cf figure 4-b), what cannot be done during a simple functional simulation (cf figure 4-a). executing a MOVEL instruction at location aa INSTRUCTION: memory[ aa]= memory[ ab]= REGISTERS: <D0> = <D4> = <A0> = <A4> = <D1> = <D5> = <A1> = <A5> = <D2> = <D6> = <A2> = <A6> = <D3> = <D7> = <A3> = <A7> = trace: -1 sstep: -1 cycles: 32 <A7'>= 00000f00 <PC> = b4=180 Control register: X=0 N=0 Z=0 V=0 C=0 STACK: mem[ f10]= mem[ f0c]= mem[ f08]= mem[ f04]= mem[ f00]= < mem[ efc]= mem[ ef8]= mem[ ef4]= mem[ ef0]= Te(k) Te(k+1) Fig. 5 : ISS used as a assembler level debugger Iref(k) a) Events during a functional simulation (seconds) : t(s) cpt_ (float) Te(k) Te(k+1) Iref(k) 68k computation (seconds) u cpt_ (integer) b) Events during a co-simulation (rad/s) : t(s) speed (float) 10 Fig. 4 : The co-simulation and the timing information. 5 speed (integer) (rad/s) 5 Simulation and experimental results. 5.1 Simulation results. In a first the instruction set simulator can be used as a traditional debugger at assembler level, which permits to verify the use of the microprocessor resources (cf. figure 5). In a second, when the co-simulation structure fixed, we can use it to test different ways to code the algorithm. We chose to illustrate our co-simulation principle by the following simulation cycle: starting the electrical machine with a numeric speed reference equal to 80 and an inversion of the reference after 1.8 seconds. Figure 6 illustrates the simulation results with a float format coding. This format is really expensive in term of computation and is not very interesting in a accuracy objective. Moreover, when the reference current reached the saturation limit, the computation is t(s) Fig. 6 : Simulation results: comparison between the float and the integer format coding influence. increased by 50 percent compared to a non-saturated reference. Figure 7 illustrates the simulation results when the coding format is 16 or 32 bits. We observed that the computation has not the same behaviour in the two cases, specially when the error between speed measured and the speed reference is negative. This simple example shows us the effects of the coding format used for the control algorithm and the response of the microcontroller. These informations may have a great importance for designer, and can for example guide the designer to make the
5 (seconds) (rad/s) 150u 100u 50u t(s) (seconds) : t(s) cpt_ (short) cpt_ (integer) (rad/s) : t(s) speed (short) speed (integer) Fig. 7 : Simulation results: comparison between the integer and the short format coding influence. choice of a sampling period taking into account the constraints while having a poor latency. The choice of a lower sampling period may have effects on the response [6] and the perturbation rejection. Somes it can have a direct influence on the dimensioning of passive elements for the filter associated to the static converter, like inductances or capacitors. Using response of the microcontroller, we can highlight some behaviours which allow the designer to define the critical constraints with a good precision. 5.2 Experimental results. The use of sim68k simulator has been made because we work on a target based on CPU which has the same instruction set than the 68K microcontroller. sim68k can be therefore used for evaluating the computation and we just have to change the instructions execution and the computation of the execution to become compatible with the cycle definition. Currently, the behaviour is correct and the execution s between the simulation and the prototype are about the same (cf. table 1). The differences can be explained by the fact that the CPU has a micro-sequencer which can perform pipeline. coding format sim68k execution execution relative error Non-saturated current reference integer 43.5 μs 38 μs 14.4% short 26.2 μs 22.5 μs 16.4% float 620 μs 425 μs 45.9% Saturated current reference integer 86 μs μs 25.9% short 59.6 μs 49 μs 21.6% float 1.1 ms 720 μs 52.7% Table 1 : Comparison of execution s between the sim68k and the CPU. 6 Conclusions and Future Work. We have proposed in this paper the use of cosimulation principle in the design cycle of a real control system dedicated to electrical systems. To illustrate our purpose, we have chosen to study the numeric speed control for a D.C. machine. This example shows the possibilities of the co-simulation between a microcontroller simulator (68K) and SABER simulator. By adding a co-simulation stage in the design cycle, designer can be able to test and validate the whole system but also to have new information about constraints applied to the real control system. It can be very useful to have all these informations before starting a new development. Doing iterations on the synthesis stage is also possible. This allow designer to see the effects on the control, helping on the evaluation about performance stage. The next step of our project is to include a VHDL simulator which permit to simulate hardware components and its interactions with the software and the electromechanical part. This next step of Cosimulation will allow us to test some differents partitionning cases. References [1] E. A. Lee A. Kalavade. A hardware/software codesign methodology for dsp applications. The IEEE Design and Test of Computers, September [2] Eos Unity Computing
6 . /68k/dos/sim68k/. [3] A. Sangiovanni-Vincentelli J. Liu, M. Lajolo. Software timing analysis using hw/sw cosimulation and instruction set simulator. 6th International Workshop on Hardware/Software Codesign, March [4] Hoang Le-Huy. Microprocessors and digital ic's. Proceedings of the IEEE,Vol. 82, No. 8, page 1140, August [5] A. Sangiovanni-Vincetelli M. Lajolo, M. Lazarescu. A compiled-based software estimation scheme for harware/software co-simulation. Design Autmation Conference, March [6] E. Monmasson. Architecture of digital control devices Application to variable speed drives. electrical engineering, INPT-Enseeiht, [7] F. Hessel A.A. Jerraya P. Le Marrec, C.A. Valderrama. Hardware,software and mechanical cosimulation for automotive applications. IEEE international workshop on Rapid System prototyping, June [8] Slim Ben Saoud. Real emulator of Static converters / Electrical Machines/ Sensors sets. electrical engineering, INPT-Enseeiht, [9] K. Suzuki and A. Sangiovanni-Vincentelli. Efficient software performance estimation methods for hardware/software codesign. Design Automation Conference, June [10] Heinrich Meyr Vojin Zivojnovic. Compiled hw/sw co-simulation. Design Automation Conference, June [11] E.A. Lee W.-T. Chang, A. Kalavade. Effective heterogeneous design and co-simulation. The Nato Advanced Study Institute Workshop on Harware/Software Codesign, June 1995.
Hardware, Software and Mechanical Cosimulation for Automotive Applications
Hardware, Software and Mechanical Cosimulation for Automotive Applications P. Le Marrec, C.A. Valderrama, F. Hessel, A.A. Jerraya TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble France fphilippe.lemarrec,
More informationHardware, Software and Mechanical Cosimulation for Automotive Applications
, and Mechanical Cosimulation for Automotive Applications P. Le Marrec, C. A. Valderrama, F. Hessel, A. A. Jerraya System Level Synthesis Group, TIMA Laboratory, INPG, Grenoble M. Attia, O. Cayrol PSA
More informationSystem Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)
Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07
More informationTHE EUROPEAN DESIGN AND TEST CONFERENCE 1995 Paris,France 6-9 March 1995
THE EUROPEAN DESIGN AND TEST CONFERENCE 1995 Paris,France 6-9 March 1995 A UNIFIED MODEL FOR CO-SIMULATION AND CO-SYNTHESIS OF MIXED HARDWARE/SOFTWARE SYSTEMS Authors: C. A. Valderrama, A. Changuel, P.V.
More informationDISTRIBUTED CO-SIMULATION TOOL. F.Hessel, P.Le Marrec, C.A.Valderrama, M.Romdhani, A.A.Jerraya
1 MCI MULTILANGUAGE DISTRIBUTED CO-SIMULATION TOOL F.Hessel, P.Le Marrec, C.A.Valderrama, M.Romdhani, A.A.Jerraya System-Level Synthesis Group TIMA Laboratory Grenoble, France Abstract Nowadays the design
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationA Unified Model for Co-simulation and Co-synthesis of Mixed Hardware/Software Systems
A Unified Model for Co-simulation and Co-synthesis of Mixed Hardware/Software Systems C. A. Valderrama 1 A. Changuel P.V. Raghavan M. Abid 2 T. Ben Ismail A. A. Jerraya TIMA / INPG, System-Level Synthesis
More informationObservability in Multiprocessor Real-Time Systems with Hardware/Software Co-Simulation
Observability in Multiprocessor Real-Time Systems with /Software Co-Simulation Mohammed El Shobaki Mälardalen University, IDt/CUS P.O. Box 833, S-721 23 Västerås, Sweden E-mail: mohammed.el.shobaki@mdh.se
More informationEEL 5722C Field-Programmable Gate Array Design
EEL 5722C Field-Programmable Gate Array Design Lecture 19: Hardware-Software Co-Simulation* Prof. Mingjie Lin * Rabi Mahapatra, CpSc489 1 How to cosimulate? How to simulate hardware components of a mixed
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 8 HW/SW Co-Design Sources: Prof. Margarida Jacome, UT Austin Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Alexander Nelson August 22, 2018 University of Arkansas - Department of Computer Science and Computer Engineering The most profound technologies are those that disappear.
More informationSoftware Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator
Software Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator Jie Liu Department of EECS University of California Berkeley, CA 94720 liuj@eecs.berkeley.edu Marcello Lajolo Dipartimento
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationEuropean Conference on Nanoelectronics and Embedded Systems for Electric Mobility. HIL platform for EV charging and microgrid emulation
European Conference on Nanoelectronics and Embedded Systems for Electric Mobility emobility emotion 25-26 th September 2013, Toulouse, France HIL platform for EV charging and microgrid emulation Salvador
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationA Top-down Hardware/Software Co-Simulation Method for Embedded Systems Based Upon a Component Logical Bus Architecture
A Top-down / Co-Simulation Method for Embedded Systems Based Upon a Architecture Mitsuhiro YASUDA Barry SHACKLEFORD Fumio SUZUKI Katsuhiko SEO Hisao KOIZUMI Mitsubishi Electric Corporation, Hewlett-Packard
More informationCodesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.
Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Embedded Processor Types General Purpose Expensive, requires
More informationCodesign Methodology of Real-time Embedded Controllers for Electromechanical Systems
American Journal of Applied Sciences 2 (9): 1331-1336, 25 ISSN 1546-9239 25 Science Publications Codesign Methodology of Real-time Embedded Controllers for Electromechanical Systems 1 Slim Ben Saoud, 2
More informationDesign Issues in Hardware/Software Co-Design
Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,
More informationTransaction-Level Modeling Definitions and Approximations. 2. Definitions of Transaction-Level Modeling
Transaction-Level Modeling Definitions and Approximations EE290A Final Report Trevor Meyerowitz May 20, 2005 1. Introduction Over the years the field of electronic design automation has enabled gigantic
More informationMultithreading-based Coverification Technique of HW/SW Systems
Multithreading-based Coverification Technique of HW/SW Systems Mostafa Azizi, El Mostapha Aboulhamid Département d Informatique et de Recherche Opérationnelle Université de Montréal Montreal, Qc, Canada
More informationSpecification and Validation for Heterogeneous MP-SoCs
Specification and Validation for Heterogeneous MP-SoCs Gabriela Nicolescu Ecole Polytechnique de Montréal Tel : (514) 340 4711 ext 5434 Fax: (514) 340 3240 Email : gabriela.nicolescu@polymtl.ca Heterogeneous
More informationIntroduction. Definition. What is an embedded system? What are embedded systems? Challenges in embedded computing system design. Design methodologies.
Introduction What are embedded systems? Challenges in embedded computing system design. Design methodologies. What is an embedded system? Communication Avionics Automobile Consumer Electronics Office Equipment
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Minsoo Ryu Hanyang University Outline 1. Definition of embedded systems 2. History and applications 3. Characteristics of embedded systems Purposes and constraints User
More informationObservability Analysis of Embedded Software for Coverage-Directed Validation
Observability Analysis of Embedded Software for Coverage-Directed Validation José C. Costa Srinivas Devadas José C. Monteiro IST/INESC MIT IST/INESC The most common approach to checking correctness of
More informationObservability Analysis of Embedded Software for Coverage-Directed Validation
Observability Analysis of Embedded Software for Coverage-Directed Validation José C. Costa Srinivas Devadas José C. Monteiro IST/INESC MIT IST/INESC The most common approach to checking correctness of
More informationOverview of Microcontroller and Embedded Systems
UNIT-III Overview of Microcontroller and Embedded Systems Embedded Hardware and Various Building Blocks: The basic hardware components of an embedded system shown in a block diagram in below figure. These
More informationA Heterogeneous and Distributed Co-Simulation Environment
XVII SIM - South Symposium on Microelectronics 1 A Heterogeneous and Distributed Co-Simulation Environment Alexandre Amory, Leandro Oliveira, Fernando Moraes {amory, laugusto, moraes}@inf.pucrs.br Abstract
More informationInterfacing a High Speed Crypto Accelerator to an Embedded CPU
Interfacing a High Speed Crypto Accelerator to an Embedded CPU Alireza Hodjat ahodjat @ee.ucla.edu Electrical Engineering Department University of California, Los Angeles Ingrid Verbauwhede ingrid @ee.ucla.edu
More informationSystem Level Design, a VHDL Based Approach.
System Level Design, a VHDL Based Approach. Joris van den Hurk and Edwin Dilling Product Concept and Application Laboratory Eindhoven (PCALE) Philips Semiconductors, The Netherlands Abstract A hierarchical
More informationDesigning and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1
Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,
More informationExploration of Hardware/Software Design Space through a Codesign of Robot Arm Controller
Exploration of /Software Design Space through a Codesign of Robot Arm Mohamed Abid 1, Adel Changuel, Ahmed Jerraya Laboratoire TIMA/INPG, System-level Synthesis Group, 46 Av. Félix Viallet, 38031 Grenoble
More informationCycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs Jürgen Schnerr 1, Oliver Bringmann 1, and Wolfgang Rosenstiel 1,2 1 FZI Forschungszentrum Informatik Haid-und-Neu-Str.
More informationController Synthesis for Hardware Accelerator Design
ler Synthesis for Hardware Accelerator Design Jiang, Hongtu; Öwall, Viktor 2002 Link to publication Citation for published version (APA): Jiang, H., & Öwall, V. (2002). ler Synthesis for Hardware Accelerator
More informationChoosing a Micro for an Embedded System Application
Choosing a Micro for an Embedded System Application Dr. Manuel Jiménez DSP Slides: Luis Francisco UPRM - Spring 2010 Outline MCU Vs. CPU Vs. DSP Selection Factors Embedded Peripherals Sample Architectures
More informationA Lost Cycles Analysis for Performance Prediction using High-Level Synthesis
A Lost Cycles Analysis for Performance Prediction using High-Level Synthesis Bruno da Silva, Jan Lemeire, An Braeken, and Abdellah Touhafi Vrije Universiteit Brussel (VUB), INDI and ETRO department, Brussels,
More informationLong Term Trends for Embedded System Design
Long Term Trends for Embedded System Design Ahmed Amine JERRAYA Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr Abstract. An embedded system is an application
More informationInterface-Based Design Introduction
Interface-Based Design Introduction A. Richard Newton Department of Electrical Engineering and Computer Sciences University of California at Berkeley Integrated CMOS Radio Dedicated Logic and Memory uc
More information1. a) Draw the block diagram of DSP systems and write advantages & disadvantages? 6M b) Find the convolution of given sequences:
Code : 1PB323 DSP PROCESSORS AND ARCHITECTURES ( Common to Embedded Systems & VLSISD ) 1. a) Draw the block diagram of DSP systems and write advantages & disadvantages? b) Find the convolution of given
More informationDesign Space Exploration for Hardware/Software Codesign of Multiprocessor Systems
Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems A. Baghdadi, N-E. Zergainoh, W. Cesario, T. Roudier, A.A. Jerraya TIMA Laboratory - Grenoble France Arexsys, R&D - Meylan
More informationCOMPLEX EMBEDDED SYSTEMS
COMPLEX EMBEDDED SYSTEMS Embedded System Design and Architectures Summer Semester 2012 System and Software Engineering Prof. Dr.-Ing. Armin Zimmermann Contents System Design Phases Architecture of Embedded
More informationAnnounced June 9, 2015 PAC1921: World s First High-Side Current/Power Sensor With 2-Wire Bus & Configurable Analog Output
Announced June 9, 2015 PAC1921: World s First High-Side Current/Power Sensor With 2-Wire Bus & Configurable Analog Output Announcing the PAC1921 High-Side Current Sensor Announced on June 9, 2015 2 Industry
More informationEEL 4783: Hardware/Software Co-design with FPGAs
EEL 4783: Hardware/Software Co-design with FPGAs Lecture 5: Digital Camera: Software Implementation* Prof. Mingjie Lin * Some slides based on ISU CPrE 588 1 Design Determine system s architecture Processors
More informationEmbedded Design without an OS. By Peter de Ruiter D&E September 21 st, Transfer BV
Embedded Design without an OS By Peter de Ruiter D&E September 21 st, 2010 Transfer BV Since 1988, Transfer is well known in the BeNeLux for Electronic Design Automation (EDA) training, electronic design
More informationUSING THE SYSTEM-C LIBRARY FOR BIT TRUE SIMULATIONS IN MATLAB
USING THE SYSTEM-C LIBRARY FOR BIT TRUE SIMULATIONS IN MATLAB Jan Schier Institute of Information Theory and Automation Academy of Sciences of the Czech Republic Abstract In the paper, the possibilities
More informationA Generic RTOS Model for Real-time Systems Simulation with SystemC
A Generic RTOS Model for Real-time Systems Simulation with SystemC R. Le Moigne, O. Pasquier, J-P. Calvez Polytech, University of Nantes, France rocco.lemoigne@polytech.univ-nantes.fr Abstract The main
More informationHowever, no results are published that indicate the applicability for cycle-accurate simulation purposes. The language RADL [12] is derived from earli
Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language Stefan Pees, Andreas Homann, Heinrich Meyr Integrated Signal Processing Systems, RWTH Aachen pees[homann,meyr]@ert.rwth-aachen.de
More informationZAP Cross Debuggers for Motorola Microcontrollers
ZAP Cross Debuggers for Motorola Microcontrollers ZAP is a family of full-featured C and assembly language source-level debuggers designed to give Motorola embedded microcontroller developers a consistent
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationA Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function
A Translation Framework for Automatic Translation of Annotated LLVM IR into OpenCL Kernel Function Chen-Ting Chang, Yu-Sheng Chen, I-Wei Wu, and Jyh-Jiun Shann Dept. of Computer Science, National Chiao
More informationHardware / Software Co-design of a SIMD-DSP-based DVB-T Receiver
Hardware / Software Co-design of a SIMD-DSP-based DVB-T Receiver H. Seidel, G. Cichon, P. Robelly, M. Bronzel, G. Fettweis Mobile Communications Chair, TU-Dresden D-01062 Dresden, Germany seidel@ifn.et.tu-dresden.de
More informationDesign Space Exploration Using Parameterized Cores
RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE
More informationV8-uRISC 8-bit RISC Microprocessor AllianceCORE Facts Core Specifics VAutomation, Inc. Supported Devices/Resources Remaining I/O CLBs
V8-uRISC 8-bit RISC Microprocessor February 8, 1998 Product Specification VAutomation, Inc. 20 Trafalgar Square Nashua, NH 03063 Phone: +1 603-882-2282 Fax: +1 603-882-1587 E-mail: sales@vautomation.com
More informationIlmenau Technical University Faculty of Computer Science and Automation Department of System and Control Theory
Ilmenau Technical University Faculty of Computer Science and Automation Department of System and Control Theory Software Performance Estimation for a Mission Level Design Flow Date: 28.09.2004 Author:
More informationTest and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
More informationMicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor
1 2 A microprocessor is a single, very-large-scale-integration (VLSI) chip that contains many digital circuits that perform arithmetic, logic, communication, and control functions. When a microprocessor
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationRTL Coding General Concepts
RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable
More informationDistributed Vision Processing in Smart Camera Networks
Distributed Vision Processing in Smart Camera Networks CVPR-07 Hamid Aghajan, Stanford University, USA François Berry, Univ. Blaise Pascal, France Horst Bischof, TU Graz, Austria Richard Kleihorst, NXP
More informationContents Part I Basic Concepts The Nature of Hardware and Software Data Flow Modeling and Transformation
Contents Part I Basic Concepts 1 The Nature of Hardware and Software... 3 1.1 Introducing Hardware/Software Codesign... 3 1.1.1 Hardware... 3 1.1.2 Software... 5 1.1.3 Hardware and Software... 7 1.1.4
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationSynthetic Benchmark Generator for the MOLEN Processor
Synthetic Benchmark Generator for the MOLEN Processor Stephan Wong, Guanzhou Luo, and Sorin Cotofana Computer Engineering Laboratory, Electrical Engineering Department, Delft University of Technology,
More informationECE 448 Lecture 15. Overview of Embedded SoC Systems
ECE 448 Lecture 15 Overview of Embedded SoC Systems ECE 448 FPGA and ASIC Design with VHDL George Mason University Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 8, Overview of Embedded
More informationA Framework for the Design of Mixed-Signal Systems with Polymorphic Signals
A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals Rüdiger Schroll *1) Wilhelm Heupke *1) Klaus Waldschmidt *1) Christoph Grimm *2) *1) Technische Informatik *2) Institut für Mikroelektronische
More informationTHE MICROCOMPUTER SYSTEM CHAPTER - 2
THE MICROCOMPUTER SYSTEM CHAPTER - 2 20 2.1 GENERAL ASPECTS The first computer was developed using vacuum tubes. The computers thus developed were clumsy and dissipating more power. After the invention
More informationArchitecture Implementation Using the Machine Description Language LISA
Architecture Implementation Using the Machine Description Language LISA Oliver Schliebusch, Andreas Hoffmann, Achim Nohl, Gunnar Braun and Heinrich Meyr Integrated Signal Processing Systems, RWTH Aachen,
More informationRad-Hard Microcontroller For Space Applications
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 10 Task Partitioning Sources: Prof. Margarida Jacome, UT Austin Prof. Lothar Thiele, ETH Zürich Andreas Gerstlauer Electrical and Computer Engineering University
More informationReal-Time HIL/RCP Laboratory. Study, design and test power electronics control algorithms using both OPAL-RT and Lab-Volt solutions.
Real-Time HIL/RCP Laboratory Study, design and test power electronics control algorithms using both OPAL-RT and Lab-Volt solutions. Electric Motor Laboratory Curriculum Goals Laboratory Highlights and
More informationMicroprocessors/Microcontrollers
Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing
More informationDigital Control for Space Power Management Devices
Template reference : 100182079N-EN Digital Control for Space Power Management Devices Work conducted under ESA Contract nr.21826/08/nl/lvh DIGITAL POWER CONTROL Management of power devices via digital
More informationAn Integrated Hardware-Software Cosimulation Environment for Heterogeneous Systems Prototyping
An Integrated Hardware-Software Cosimulation Environment for Heterogeneous Systems Prototyping Yongjoo Kim*, Kyuseok Kim*, Youngsoo Shin*, Taekyoon Ahn*, Wonyong Sung', Kiyoung Choi*, Soonhoi Ha' * Dept.
More informationSystem Level Design with IBM PowerPC Models
September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing
More informationFIFTH SEMESTER DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY-MARCH 2014 EMBEDDED SYSTEMS (Common for CT,CM) [Time: 3 hours] (Maximum marks : 100)
(Revision-10) FIFTH SEMESTER DIPLOMA EXAMINATION IN ENGINEERING/ TECHNOLOGY-MARCH 2014 EMBEDDED SYSTEMS (Common for CT,CM) [Time: 3 hours] (Maximum marks : 100) PART-A (Maximum marks : 10) I. Answer all
More informationHardware/Software Co-Design/Co-Verification
Hardware/Software Co-Design/Co-Verification Sungho Kang Yonsei University Outline Introduction Co-design Methodology Partitioning Scheduling Co-Simulation Systems Timed Co-simulation Multimedia Examples
More informationHardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
More informationModeling and Simulating Discrete Event Systems in Metropolis
Modeling and Simulating Discrete Event Systems in Metropolis Guang Yang EECS 290N Report December 15, 2004 University of California at Berkeley Berkeley, CA, 94720, USA guyang@eecs.berkeley.edu Abstract
More informationSystem Designer. Programmable SLI AT94K/AT94S Series. Features. Description
Features Atmel s System Designer Contains the Following Items: CD-ROM Containing all Necessary Software and Online Documents Atmel s AVR Studio Atmel s Configurator Programming System (CPS) Co-verification,
More informationCycle-approximate Retargetable Performance Estimation at the Transaction Level
Cycle-approximate Retargetable Performance Estimation at the Transaction Level Yonghyun Hwang Samar Abdi Daniel Gajski Center for Embedded Computer Systems University of California, Irvine, 92617-2625
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationA SoC simulator, the newest component in Open64 Report and Experience in Design and Development of a baseband SoC
A SoC simulator, the newest component in Open64 Report and Experience in Design and Development of a baseband SoC Wendong Wang, Tony Tuo, Kevin Lo, Dongchen Ren, Gary Hau, Jun zhang, Dong Huang {wendong.wang,
More informationMentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004
Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs Fall 2004 Agenda FPGA design challenges Mentor Graphics comprehensive FPGA design solutions Unique tools address the full range
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationOutline: System Development and Programming with the ADSP-TS101 (TigerSHARC)
Course Name: Course Number: Course Description: Goals/Objectives: Pre-requisites: Target Audience: Target Duration: System Development and Programming with the ADSP-TS101 (TigerSHARC) This is a practical
More informationComputer Architecture Programming Languages and Operating System
Computer Architecture Programming Languages and Operating System Tassadaq Hussain Riphah International University Islamabad Pakistan Microsoft Barcelona Supercomputing Center Universitat Politécnica de
More informationFPGA-Based Rapid Prototyping of Digital Signal Processing Systems
FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More information3.1 Description of Microprocessor. 3.2 History of Microprocessor
3.0 MAIN CONTENT 3.1 Description of Microprocessor The brain or engine of the PC is the processor (sometimes called microprocessor), or central processing unit (CPU). The CPU performs the system s calculating
More informationGeneral Purpose Signal Processors
General Purpose Signal Processors First announced in 1978 (AMD) for peripheral computation such as in printers, matured in early 80 s (TMS320 series). General purpose vs. dedicated architectures: Pros:
More informationCosimulation II. How to cosimulate?
Cosimulation II Cosimulation Approaches Mahapatra-Texas A&M-Fall 00 1 How to cosimulate? How to simulate hardware components of a mixed hardware-software system within a unified environment? This includes
More informationFPGA-Based derivative module for bioimpedance signal
16 FPGA-Based derivative module for bioimpedance signal Sofienne Mansouri1, Halima Mahjoubi2 and Ridha Ben Salah3, Biophysics Research unit (Faculty of Medicine, Sousse, TUNISIA), Tunisia Summary Input
More informationHardware/Software Partitioning of Digital Systems
Hardware/Software Partitioning of Digital Systems F. Dufour Advisor: M. Radetzki Department of Technical Computer Science University of Stuttgart Seminar Embedded Systems Outline 1 Partitioning and digital
More informationImplementation of Face Detection System Using Haar Classifiers
Implementation of Face Detection System Using Haar Classifiers H. Blaiech 1, F.E. Sayadi 2 and R. Tourki 3 1 Departement of Industrial Electronics, National Engineering School, Sousse, Tunisia 2 Departement
More informationCosimulation II. Cosimulation Approaches
Cosimulation II Cosimulation Approaches How to cosimulate? How to simulate hardware components of a mixed hardware-software system within a unified environment? This includes simulation of the hardware
More informationDTNS: a Discrete Time Network Simulator for C/C++ Language Based Digital Hardware Simulations
DTNS: a Discrete Time Network Simulator for C/C++ Language Based Digital Hardware Simulations KIMMO KUUSILINNA, JOUNI RIIHIMÄKI, TIMO HÄMÄLÄINEN, and JUKKA SAARINEN Digital and Computer Systems Laboratory
More informationAutomatic Communication Refinement for System Level Design
Automatic Communication Refinement for System Level Design Samar Abdi and Daniel Gajski Technical Report CECS-03-08 March 7, 2003 Center for Embedded Computer Systems University of California, Irvine Irvine,
More informationTHE BENEFITS OF MODEL-BASED ENGINEERING IN PRODUCT DEVELOPMENT FROM PCB TO SYSTEMS MENTOR GRAPHICS
THE BENEFITS OF MODEL-BASED ENGINEERING IN PRODUCT DEVELOPMENT FROM PCB TO SYSTEMS MENTOR GRAPHICS P C B D E S I G N W H I T E P A P E R w w w. m e n t o r. c o m Simulation models are often used to help
More informationA VARIETY OF ICS ARE POSSIBLE DESIGNING FPGAS & ASICS. APPLICATIONS MAY USE STANDARD ICs or FPGAs/ASICs FAB FOUNDRIES COST BILLIONS
architecture behavior of control is if left_paddle then n_state
More informationCommunication and Co-Simulation Infrastructure for Heterogeneous System Integration
Communication and Co-Simulation Infrastructure for Heterogeneous System Integration Guang Yang 1,XiChen 2, Felice Balarin 3, Harry Hsieh 2, Alberto Sangiovanni-Vincentelli 1 1 University of California,
More informationAli Karimpour Associate Professor Ferdowsi University of Mashhad
AUTOMATIC CONTROL SYSTEMS Ali Karimpour Associate Professor Ferdowsi University of Mashhad Main reference: Christopher T. Kilian, (2001), Modern Control Technology: Components and Systems Publisher: Delmar
More information