Introduction to AWR Design Flow and New Features for V10
|
|
|
- Calvin Lambert
- 6 years ago
- Views:
Transcription
1 Introduction to AWR Design Flow and New Features for V10
2 What s New In Version 10
3 imatch Matching Network Synthesis Matching Network Synthesis Tight integration with AWR tools Excellent starting point for further AWR analysis EM verification and EM synthesis 26/11/ AWR Corporation. All rights reserved. 3
4 VSS / LabVIEW Integration LabVIEW VI s can be instantiated in system diagrams Signal Processing Modulated waveform creation and demodulation Comparing simulated and measured data Created behavioral models Measurements include ACPR, EVM Bit Error Rate, etc., Co-design with VSS and LabVIEW 26/11/ AWR Corporation. All rights reserved. 4
5 Circuit Envelope Simulation Arbitrary circuit schematics in VSS for DPD / envelope tracking Monitor or control node current, node voltage, or PAE 26/11/ AWR Corporation. All rights reserved. 5
6 SYMMIC Thermal Simulator Design-state thermal analysis of MMIC PA s Thermal stackups defined by process simplifying setup for new circuits Generate thermal impedance networks for transient simulation 26/11/ AWR Corporation. All rights reserved. 6
7 Antenna Magus Interface Antenna evaluation, selection and synthesis Searchable database of antennas Synthesized planar antennas can be directly exported to MWO/AXIEM 26/11/ AWR Corporation. All rights reserved. 7
8 Analyst 3D FEM Solver Finite Element, Open Boundary 3D Solver Over a Decade in Development in Collaboration with the Dept of Energy and DoD. Employed at Nearly all US National Labs and Accelerators as Well as Several Commercial Suppliers of X-Ray Equipment Highly Distributed, Very High Capacity Fully Integrated into AWR framework 26/11/ AWR Corporation. All rights reserved. 9
9 Analyst Integration Goal: Make 3D-EM Simulation Easier Analyst and AXIEM will both take advantage of the AWR Extract Flow.* Same Schematic and Schematic- Layout in MWO as always 3D Pcells Setup Automatically *The extract flow for Analyst will be supported post AWR2012 release 26/11/ AWR Corporation. All rights reserved. 10
10 Analyst Integration Continued Supports extruded 2D shapes and 3D pcells today Support arbitrary 3D documents in future release Encapsulant Port 2 Port 1 Rogers 4003 GaAs die 26/11/ AWR Corporation. All rights reserved. 11
11 Other V10 Improvements
12 Microwave Office: Highlights Key New Features Floating windows Project import Yield analysis and optimizers Layout setup wizard New example design kits RF aware short checker ADS Schematic Importer 26/11/ AWR Corporation. All rights reserved. 13
13 AXIEM: Highlights Key New Features Asynchronous simulation Datasets Yield and optimization Improved de-embedding Rule-based shape modifiers User-defined X-models Frequency dependent materials New licensing model 26/11/ AWR Corporation. All rights reserved. 14
14 AXIEM Geometry Simplification A Plated Line in MMIC(no Simplification) Etch Layer Expanded for Easy Visualization Insets will Increase Unknowns # Unknowns /11/ AWR Corporation. All rights reserved. 15
15 AXIEM Geometry Simplification Shape Pre- Processor optimizes the geometry before simulation Insets eliminated by Axiem # Unknowns /11/ AWR Corporation. All rights reserved. 16
16 AXIEM Geometry Simplification Example 2 A line Connected to Top Plate of Cap An airbridge is created by metal being deposited over a layer of some material that is then etched away Airbrige(Auto Generated by Bridge code in Layout) EM Extracted 3D View(No Simplification) 26/11/ AWR Corporation. All rights reserved. 17
17 AXIEM Geometry Simplification Example 2 Geometry Simplification allows auto Air Bridge Creation The rules can do many powerful things such as create layers based on the geometry Rules Part of MMIC PDK (no end user input required) Can Be Easily customized Automatically Applied from AWR s EXTRACT Flow Preview Mode Allows Quick Visualization and De-bugging 26/11/ AWR Corporation. All rights reserved. 18
18 Rules Based Simplification - Advantages Rules Support Intelligent Detection of Caps(to maintain Area and Prevent Snapping) and Resistors Boolean and resize Operations Shape Snapping Intelligently remove vertices with Extreme Angles Circle and Circle Arc Re-Shaping Can Distinguish Between Ground and Trace Shapes Merge and Reshape Vias and Via Fields 26/11/ AWR Corporation. All rights reserved. 19
19 More Design features: EM Sweeps EM Structure s layouts can now be swept and then used in schematics 2011 AWR Corporation. All rights reserved. Slide 26/11/
20 Geometric Simplification Example Two Stage AMP No Simplification # Unknowns /11/ AWR Corporation. All rights reserved. 21
21 Geometric Simplification Example Two Stage AMP With Simplification - # Unknowns /11/ AWR Corporation. All rights reserved. 22
22 Connectivity Checker Connectivity checker allows users to color code DC connections in their 2 and 3-D layouts Normal Layout View Trace one DC connection at time Trace All DC Connections All Connections 3-D 26/11/ AWR Corporation. All rights reserved. 23
23 Visual System Simulator: Highlights Key New Features Radar library Envelope simulation RFB spreadsheet wizard Nonlinear co-simulation block passed parameters LabVIEW co-simulation 26/11/ AWR Corporation. All rights reserved. 25
24 Nonlinear Behavioural Modelling
25 Introduction Modeling domains Modeling effects Model types Simulator compatibility Other considerations Conclusions 26/11/ AWR Corporation. All rights reserved. 27
26 Modeling Domains Circuit Level Harmonic Balance, transient, and circuit envelope Models formulated in time or frequency domain Voltages, currents, power, etc. Microwave Office System Level Generally fixed time step, time domain (data flow) One or more samples in, one or more samples out EVM, ACPR, etc. Visual System Simulator 26/11/ AWR Corporation. All rights reserved. 28
27 Modeling Effects Linear Memory Frequency dependant behavior Caused by linear capacitances and inductances Nonlinear Memory Previous operating condition dependant behavior (e.g. Hysteresis) Caued by interaction of low frequency mixing products with bias circuitry, self heating effects, trapping, etc. 26/11/ AWR Corporation. All rights reserved. 29
28 Memory Modeling Model Types Non-Linear Memory Compact Model Behavioral Volterra TDNN Linear Memory S-Parameters Polyharmonic Model AM/AM & AM/PM No Memory Linear Weakly Nonlinear Strongly Nonlinear Operating Region System Level Simulation Steady State Circuit Simulation Only Circuit Level Simulation 26/11/ AWR Corporation. All rights reserved. 30
29 Simulator Compatibility Model Types Compact Models Poly Harmonic Distortion Model Discrete Time System Model * ** Behavioral Model Extraction Circuit/System Co-Simulation Simulation Types Time Domain Circuit Level Simulation Steady State Circuit Level Simulation System Level Simulation * A system model can be extracted, but is equivalent to an AM/AM & AM/PM model ** Currently, this path does not model linear or non-linear memory effects 26/11/ AWR Corporation. All rights reserved. 31
30 Extraction and Distribution Measurement Time Time to generate data needed to generate model Can be simulated or hardware measurement based Model Extraction Time Time to generate the model from measurement data Simulator Evaluation Time How quickly model evalutes in intended simulators File Size Generated model file size Important for model distribution 26/11/ AWR Corporation. All rights reserved. 32
31 Extraction and Distribution Details 26/11/ AWR Corporation. All rights reserved. 33
32 Behavioral Modeling Conclusions Simulation tool support is important Polyharmonic distortion models in the real world System level modeling rapidly emerging 26/11/ AWR Corporation. All rights reserved. 34
33 Product Roadmaps
34 Microwave Office Roadmap Proposed Features Datasets for circuit simulators Asynchronous simulation for circuit simulators Circuit Envelope improvements Improved board tool integration (Zuken, Mentor, Cadence, etc.) General performance improvements 26/11/ AWR Corporation. All rights reserved. 36
35 EM Roadmap Proposed features Distributed Simulation Problem Decomposition Matrix Frequency Parametric Yield / Opt Trial Thin Vertical Walls Arbitrary 3D Editor General Performance Improvements 26/11/ AWR Corporation. All rights reserved. 37
36 Visual System Simulator Roadmap Proposed Features Datasets LabVIEW Integration Improvements Model Extraction Communications Libraries Signal Processing General Performance Improvements 26/11/ AWR Corporation. All rights reserved. 38
37 Conclusions V10 Release Circuit Envelope Simulation 3D EM and Thermal Simulation Nonlinear Behavioral Modeling Read and Write X-parameters LabVIEW and TDNN Roadmap 26/11/ AWR Corporation. All rights reserved. 39
38 Questions? 26/11/ AWR Corporation. All rights reserved. 40
Chip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
AXIEM EM Simulation/Verification of a Cadence Allegro PCB
Application Example AXIEM EM Simulation/Verification of a Cadence Allegro PCB Overview This application example outlines the electromagnetic (EM) simulation and verification flow that exists between Cadence
New Technologies in CST STUDIO SUITE CST COMPUTER SIMULATION TECHNOLOGY
New Technologies in CST STUDIO SUITE 2016 Outline Design Tools & Modeling Antenna Magus Filter Designer 2D/3D Modeling 3D EM Solver Technology Cable / Circuit / PCB Systems Multiphysics CST Design Tools
Outline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
TQPED MMIC Design Training
TQPED MMIC Design Training Outline Installation and Use of the Library AWR AWR Design Kit (PDK Process Design Kit) ICED Layout Kit Create a new document using the Library Environment Setup Hotkeys Background
O N C A D E N C E V I R T U O S O. CHEN, Jason Application Engineer, Keysight Technologies
O N C A D E N C E V I R T U O S O CHEN, Jason 2018.05.08 Application Engineer, Keysight Technologies Introduction to Momentum Momentum Features for RFIC Design Circuit/EM Cosimulation Flow on Cadence Virtuoso
Realize Your Product Promise. DesignerRF
Realize Your Product Promise DesignerRF Four-element antenna array showing current distribution and far-field gain, created in DesignerRF using layout editor and solved via HFSS with Solver on Demand technology
Lecture 2: Introduction
Lecture 2: Introduction v2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. Multiple Advanced Techniques Allow HFSS to Excel at a Wide Variety of Applications Platform Integration and RCS
Microwave Office Getting Started Guide
v14.01 Microwave Office Getting Started Guide ni.com/awr Microwave Office Getting Started Guide NI AWR Design Environment v14.01 Edition 1960 E. Grand Avenue, Suite 430 El Segundo, CA 90245 USA Phone:
Using Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005
Using Sonnet Interface in Eagleware-Elanix GENESYS Sonnet Application Note: SAN-205A JULY 2005 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave 3D Planar
What's New in AWRDE 13
v13.03 What's New in AWRDE 13 ni.com/awr What's New in AWRDE 13 NI AWR Design Environment v13.03 Edition 1960 E. Grand Avenue, Suite 430 El Segundo, CA 90245 USA Phone: +1 310.726.3000 Fax: +1 310.726.3005
Lecture 7: Introduction to HFSS-IE
Lecture 7: Introduction to HFSS-IE 2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. HFSS-IE: Integral Equation Solver Introduction HFSS-IE: Technology An Integral Equation solver technology
Introducing Virtuoso RF Designer (RFD) For RFIC Designs
A seminar on Cadence Virtuoso RF Designer is scheduled for March 5, 2008. To know more, write to Brajesh Heda at brajesh@cadence.com Introducing Virtuoso RF Designer (RFD) For RFIC Designs Introduction
Joe Civello ADS Product Manager/ Keysight EEsof EDA
Joe Civello 2018.01.11 ADS Product Manager/ Keysight EEsof EDA 3D Layout Viewing directly from the Layout Window 3D Editing & Routing PCB & IC/Module Design Dramatically Improved Visual Inspection Simplified
HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.
HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc. 1 ANSYS, Inc. September 21, Advanced Solvers: Finite Arrays with DDM 2 ANSYS, Inc. September 21, Finite Arrays
Getting Started with RF & Microwave Design with AWR Micrawave Office Andriy Gordiyenko, RF-Engineering & Consulting Aribonenstr 15, D-81669, München
Microwave for Practice Getting Started with RF & Microwave Design with AWR Micrawave Office Aribonenstr 15, D-81669, München AWR MWO and VSS is a next generation RF-design environment providing best simulation
HFSS for ECAD: Package Modeling, MMIC and on-die extraction
HFSS for ECAD: Package Modeling, MMIC and on-die extraction Alain Michel Technical Director, Europe 2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary Agenda Introduction HFSS integrated Solver
AWR. White Paper. Exactly How Electromagnetic Should Be Part of a Design Flow! introduction
Extract Flow introduction Modern RF/microwave design flows make extensive use of electromagnetic (EM) analysis in many ways, and its co-existence and concurrency with circuit design and analysis can not
Welcome. Joe Civello ADS Product Manager Agilent Technologies
Welcome Joe Civello ADS Product Manager Agilent Technologies Agilent Technologies 2011 Agenda RF & microwave market trends & how Agilent EEsof is investing its R&D Multi-technology design with ADS 2011
Simulation and Modeling Techniques for Compact LTCC Packages
Simulation and Modeling Techniques for Compact LTCC Packages Ted A. Miracco, Lloyd Nakamura, Malcolm Edwards Applied Wave Research, Inc. 1960 East Grand Avenue, Ste 430 El Segundo, CA 90245 Tel. 310-726-3000,
New paradigm for MEMS+IC Co-development
New paradigm for MEMS+IC Co-development MEMS 진보된스마트세상을만듭니다. Worldwide First MEMS+IC Co-development Solution New paradigm for MEMS+IC Co-development A New Paradigm for MEMS+IC Development MEMS design
High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1. electromagnetic. (EM) simulation. tool of the practic-
From January 2011 High Frequency Electronics Copyright 2011 Summit Technical Media, LLC High-Frequency Algorithmic Advances in EM Tools for Signal Integrity Part 1 By John Dunn AWR Corporation Only 30
Microwave Office Training
Microwave Office Training Schematic Layout Schematic Layout Schematic View Circuit We are Here! Schematic Layout View External World Need Export Mapping Two views of the same circuit! - including connectivity
Using Sonnet in a Cadence Virtuoso Design Flow
Using Sonnet in a Cadence Virtuoso Design Flow Purpose of this document: This document describes the Sonnet plug-in integration for the Cadence Virtuoso design flow, for silicon accurate EM modelling of
Analysis of a silicon piezoresistive pressure sensor
Analysis of a silicon piezoresistive pressure sensor This lab uses the general purpose finite element solver COMSOL to determine the stress in the resistors in a silicon piezoresistive pressure sensor
TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
For functionality and CAD/EDA import filter, see technical specifications of the CST STUDIO SUITE
CST MICROWAVE STUDIO Technical Specification 1 May 2015 Frontend Module For functionality and CAD/EDA import filter, see technical specifications of the CST STUDIO SUITE Transient Solver Module Fast and
Engineering 1000 Chapter 6: Abstraction and Modeling
Engineering 1000 Chapter 6: Abstraction and Modeling Outline Why is abstraction useful? What are models? how are models different from theory and simulation? Examples from microelectronics Types of model
Simulation Advances for RF, Microwave and Antenna Applications
Simulation Advances for RF, Microwave and Antenna Applications Bill McGinn Application Engineer 1 Overview Advanced Integrated Solver Technologies Finite Arrays with Domain Decomposition Hybrid solving:
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip
Enabling SI Productivity Part 2. Venkatesh Seetharam Aaron Edwards
Enabling SI Productivity Part 2 Venkatesh Seetharam Aaron Edwards 1 Problem Statement SI engineers use simulation software to squeeze the most performance out of their design. They will tend to focus on
Comparing SYMMIC to ANSYS and TAS
SYMMIC Application Note: Comparing SYMMIC to ANSYS and TAS SYMMIC: Template-Based Thermal Simulator for Monolithic Microwave Integrated Circuits is a trademark of CapeSym, Inc. 1 Comparing SYMMIC to ANSYS
EM Analysis of High Frequency Printed Circuit Boards. Dr.-Ing. Volker Mühlhaus
EM Analysis of High Frequency Printed Circuit Boards Dr.-Ing. Volker Mühlhaus volker@muehlhaus.com Agenda EM tools overview When to use EM analysis Application examples: Filters The importance of meshing
Chapter 4 Determining Cell Size
Chapter 4 Determining Cell Size Chapter 4 Determining Cell Size The third tutorial is designed to give you a demonstration in using the Cell Size Calculator to obtain the optimal cell size for your circuit
Layer Stackup Wizard: Intuitive Pre-Layout Design
Application Brief Layer Stackup Wizard: Intuitive Pre-Layout Design INTRODUCTION This Application Brief describes the Layer Stackup Wizard, a powerful utility within ANSYS SIwave for pre-layout stackup
Efficient Meshing in Sonnet
Efficient Meshing in Sonnet Purpose of this document: In this document, we will discuss efficient meshing in Sonnet, based on a wide variety of application examples. It will be shown how manual changes
Electrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
Finite Element Analysis using ANSYS Mechanical APDL & ANSYS Workbench
Finite Element Analysis using ANSYS Mechanical APDL & ANSYS Workbench Course Curriculum (Duration: 120 Hrs.) Section I: ANSYS Mechanical APDL Chapter 1: Before you start using ANSYS a. Introduction to
LAB EXERCISE 3B EM Techniques (Momentum)
ADS 2012 EM Basics (v2 April 2013) LAB EXERCISE 3B EM Techniques (Momentum) Topics: EM options for meshing and the preprocessor, and using EM to simulate an inductor and use the model in schematic. Audience:
EE 210 Lab Assignment #2: Intro to PSPICE
EE 210 Lab Assignment #2: Intro to PSPICE ITEMS REQUIRED None Non-formal Report due at the ASSIGNMENT beginning of the next lab no conclusion required Answers and results from all of the numbered, bolded
MRI Induced Heating of a Pacemaker. Peter Krenz, Application Engineer
MRI Induced Heating of a Pacemaker Peter Krenz, Application Engineer 1 Problem Statement Electric fields generated during MRI exposure are dissipated in tissue of the human body resulting in a temperature
Application Note. Pyramid Probe Cards
Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small
m/matl - The EM Technology File Editor for RFIC
m/matl - The EM Technology File Editor for RFIC Table of contents: m/matl - The EM Technology File Editor for RFIC... 1 1. Introduction... 2 2. What file formats and design flows are supported?... 2 Read
Expert Layout Editor. Technical Description
Expert Layout Editor Technical Description Agenda Expert Layout Editor Overview General Layout Editing Features Technology File Setup Multi-user Project Library Setup Advanced Programmable Features Schematic
EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR
EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR 1. OBJECTIVE: 1.1 To learn and get familiar with the MEMS Pro environment and tools 1.2 To learn the basis of process
Achieve more with light.
Achieve more with light. Comprehensive suite of leading photonic design tools. Component Design Multiphysics Component Design Lumerical s highly integrated suite of component design tools is purposebuilt
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses
LAB EXERCISE 2 EM Basics (Momentum)
ADS 2012 EM Basics (v2 April 2013) LAB EXERCISE 2 EM Basics (Momentum) Topics: EM simulation in ADS, focusing on Momentum, including substrate and port setups, 3D viewing, visualization, and more. Audience:
Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.
Getting started 1 This chapter describes how to start OrCAD Capture. Starting Capture The OrCAD Release 9 installation process puts Capture in the \PROGRAM FILES\ORCAD\CAPTURE folder, and adds Pspice Student
CoventorWare 10 Overview
CoventorWare 10 Overview 노용주 이디앤씨 June, 2015 Distributed and supported by ED&C CoventorWare: Coventor s MEMS Multi-Physics Platform for 10+ Years Sensing Mechanical Electrical Transduction Accelerometers
Amplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)
Amplifier Simulation Tutorial Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5) Yongsuk Choi, Marvin Onabajo This tutorial provides a quick introduction to the use of Cadence tools
Keysight EEsof EDA EMPro
Keysight EEsof EDA EMPro 3D Electromagnetic Modeling and Simulation Environment Integrated with your ADS Design Flow Brochure Introduction Electromagnetic Professional (EMPro) is a 3D modeling and simulation
FOUNDRY SERVICES. RF & mm-wave Applications. 1GHz 2GHz 5GHz 10GHz 20GHz 50GHz 100GHz
FOUNDRY SERVICES UMS has developed a proven family of GaAs based processes for high performance low noise and high power MMICs. These processes are extensively used by foundry customers and by UMS to offer
SmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop
SmartSpice Analog Circuit Simulator Product Update Yokohama, June 2004 Workshop Agenda SmartSpice Products SmartSpice General Features SmartSpice New GUI SmartSpice New features Supported Models and Modeling
PTC Creo Simulate. Features and Specifications. Data Sheet
PTC Creo Simulate PTC Creo Simulate gives designers and engineers the power to evaluate structural and thermal product performance on your digital model before resorting to costly, time-consuming physical
Introduction to FEM calculations
Introduction to FEM calculations How to start informations Michał Rad (rad@agh.edu.pl) 20.04.2018 Outline Field calculations what is it? Model Program How to: Make a model Set up the parameters Perform
Virtuoso - Enabled EPDA framework AIM SUNY Process
Virtuoso - Enabled EPDA framework AIM SUNY Process CADENCE, LUMERICAL, PHOENIX SOFTWARE Driven by our customers Cadence is the leader with Virtuoso custom design platform for electronics custom and mixed
Process technology and introduction to physical
Neuromorphic Engineering II Lab 3, Spring 2014 1 Lab 3 March 10, 2014 Process technology and introduction to physical layout Today you will start to learn to use the Virtuoso layout editor XL which is
Schematic/Design Creation
Schematic/Design Creation D A T A S H E E T MAJOR BENEFITS: Xpedition xdx Designer is a complete solution for design creation, definition, and reuse. Overview Creating competitive products is about more
First Steps with ADS and Coax Modeling
First Steps with ADS and Coax Modeling ADS Session 1 Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2009 ADS will start up and you will
Sorting Through EM Simulators
DesignFeature DAVE MORRIS Application Engineer Agilent Technologies, Lakeside, Cheadle Royal Business Park, Stockport 3K8 3GR, England; e-mail: david_morris@agilent.com, www.agilent.com. ELECTRONICALLY
INFN - Thermal analysis of crate with motherboards, daughterboards and AM chips
INFN - Thermal analysis of crate with motherboards, daughterboards and AM chips intermediate report Jan Bienstman Phone: +32 16 28 77 81 E-mail: Jan.Bienstman@imec.be IMEC, Kapeldreef 75 B3001 Heverlee
HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner
HFSS Solver On Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 Problem Statement Usually SI engineers extract only the package or the pcb due to the trade offs between capacity
Introduction to Abaqus. About this Course
Introduction to Abaqus R 6.12 About this Course Course objectives Upon completion of this course you will be able to: Use Abaqus/CAE to create complete finite element models. Use Abaqus/CAE to submit and
Large-Scale Full-Wave Simulation
Large-Scale Full-Wave Simulation Sharad Kapur and David Long Integrand Software, Inc. Areas of interest Consistent trends in IC design Increasing operating frequencies Modeling of passive structures (components,
Virtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP
Virtuoso Custom Design Platform GL The Cadence Virtuoso custom design platform is the industry s leading design system for complete front-to-back analog, RF, mixed-signal, and custom digital design. The
AMS Behavioral Modeling
CHAPTER 3 AMS Behavioral Modeling Ronald S. Vogelsong, Ph.D. Overview Analog designers have for many decades developed their design using a Bottom-Up design flow. First, they would gain the necessary understanding
By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories
4590 Patrick Henry Drive Santa Clara, CA 95054-1817 Telephone: (408) 988-3500 Facsimile: (408) 988-0279 CMOS RFIC Switches: Simple and inexpensive, the latest 2.5GHz versions pose a legitimate challenge
TINA-TI Simulation Software. Application Note
TINA-TI Simulation Software Application Note Phil Jaworski Design Team 6 11/16/2012 Abstract TINA-TI is a circuit design and simulation tool created by both Texas Instruments and DesignSoft that has helped
At Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most
14.52 Rev 1.0 At Sonnet, we've been developing 3D planar high frequency EM software since 1983, and our software has earned a solid reputation as the world's most accurate commercial planar EM analysis
Powerful features (1)
HFSS Overview Powerful features (1) Tangential Vector Finite Elements Provides only correct physical solutions with no spurious modes Transfinite Element Method Adaptive Meshing r E = t E γ i i ( x, y,
A Coupled 3D/2D Axisymmetric Method for Simulating Magnetic Metal Forming Processes in LS-DYNA
A Coupled 3D/2D Axisymmetric Method for Simulating Magnetic Metal Forming Processes in LS-DYNA P. L Eplattenier *, I. Çaldichoury Livermore Software Technology Corporation, Livermore, CA, USA * Corresponding
Introduction to Solid Modeling Parametric Modeling. Mechanical Engineering Dept.
Introduction to Solid Modeling Parametric Modeling 1 Why draw 3D Models? 3D models are easier to interpret. Simulation under real-life conditions. Less expensive than building a physical model. 3D models
HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner
HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14, Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs
GETTING STARTED WITH ADS
ADS Startup Tutorial v2 Page 1 of 17 GETTING STARTED WITH ADS Advanced Design System (ADS) from Agilent Technologies is an extremely powerful design tool for many aspects of electrical and computer engineering
Package on Board Simulation with 3-D Electromagnetic Simulation
White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order
There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.
Pspice Tutorial Create a new project and select Analog or Mixed A/D. Choose an appropriate project name and a path. A new window pop up with the Pspice project type, select Create a blank project and click
HFSS 3D Components. Steve Rousselle, ANSYS. Build, Share, Conquer Release. Release ANSYS, Inc.
HFSS 3D Components Build, Share, Conquer 2015.0 Release Steve Rousselle, ANSYS 1 2015 ANSYS, Inc. What is a 3D Component? Exploded View Assembly of 3D Components Device 2 2015 ANSYS, Inc. Introduction
Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI
Ansys Designer RF Solutions for RF/Microwave Component and System Design 7. 0 Release Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI Ansoft Designer Desktop Menu bar Toolbars Schematic
MAXREFDES108#: NON-ISOLATED 12V/1A POE POWERED DEVICE POWER SUPPLY
System Board 6289 MAXREFDES108#: NON-ISOLATED 12V/1A POE POWERED DEVICE POWER SUPPLY To meet the increasing demands for non-isolated Power over Ethernet (PoE) power solutions, Maxim has developed innovative,
MAX2009/MAX2010 Evaluation Kits
19-2972; Rev 0; 9/03 MAX2009/MAX2010 Evaluation Kits General Description The MAX2009/MAX2010 evaluation kits (EV kits) simplify the evaluation of the MAX2009 and MAX2010. These kits are fully assembled
Skill Development Centre by AN ISO CERTIFIED COMPANY
Skill Development Centre by AN ISO CERTIFIED COMPANY Industrial Automation Training Embedded/ VLSI system design Electrical control panel Design Product Development Fiber optics Technician Electrician
Creating Database Reports
Creating Database Reports Objectives Create a report using the Report Wizard View a report Modify a report Add a field to a report 2 Objectives Apply conditional formatting to a report Add summary information
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part
Chapter 5 Modeling and Simulation of Mechanism
Chapter 5 Modeling and Simulation of Mechanism In the present study, KED analysis of four bar planar mechanism using MATLAB program and ANSYS software has been carried out. The analysis has also been carried
TEMPERATURE SENSOR/FAN CONTROL BOARD USER'S MANUAL
Sample page from the Temperature Sensor/Fan Control User s Manual: TEMPERATURE SENSOR/FAN CONTROL BOARD USER'S MANUAL Introduction: The Temperature Sensor/Fan Control Board is a compact, free-standing
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05
PDK-Based Analog/Mixed-Signal/RF Design Flow 11/17/05 Silvaco s What is a PDK? Which people build, use, and support PDKs? How do analog/mixed-signal/rf engineers use a PDK to design ICs? What is an analog/mixed-signal/rf
DEVELOPMENT OF PARAMETERIZED CELL OF SPIRAL INDUCTOR USING SKILL LANGUAGE
DEVELOPMENT OF PARAMETERIZED CELL OF SPIRAL INDUCTOR USING SKILL LANGUAGE Vladimir Emilov Grozdanov 1, Diana Ivanova Pukneva 1, Marin Hristov Hristov 2 1 Smartcom, 7 th km, Tzarigradsko Chausee Blvd, 1784
EE 330 Laboratory Experiment Number 11 Design, Simulation and Layout of Digital Circuits using Hardware Description Languages
EE 330 Laboratory Experiment Number 11 Design, Simulation and Layout of Digital Circuits using Hardware Description Languages Purpose: The purpose of this experiment is to develop methods for using Hardware
Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK)
Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Tsung-Ching Jim Huang, PhD Sr. Research Scientist, Hewlett Packard Labs MEPTEC2018 Outline Introduction Modeling and design needs for flexible
Brüel & Kjær Sound & Vibration Measurement A/S. Copyright All Rights Reserved. LASER USB Vibration Control System
www.bksv.com Brüel & Kjær Sound & Vibration Measurement A/S. Copyright 2009. All Rights Reserved. LASER USB TM Vibration Control System LASER USB Delivering What Test Operators Demand Convenience Performance
Digital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
Failure Analysis of Electrostatic Discharge and Electrical Overstress Failures of GaAs MMIC
Failure Analysis of Electrostatic Discharge and Electrical Overstress Failures of GaAs MMIC Yu-chul Hwang, Mikyoung Lee, and Michael Pecht CALCE Electronic Products and Systems Center University of Maryland
CoventorWare Tutorial. Presented by Brian Pepin 11/07/2011
CoventorWare Tutorial Presented by Brian Pepin 11/07/2011 Downloading Software CoventorWare 2010 Full Release available at http://www.coventor.com/mems/download.html Click on link to download CoventorWare
pre- & post-processing f o r p o w e r t r a i n
pre- & post-processing f o r p o w e r t r a i n www.beta-cae.com With its complete solutions for meshing, assembly, contacts definition and boundary conditions setup, ANSA becomes the most efficient and
A New Methodology for Interconnect Parasitic Extraction Considering Photo-Lithography Effects
A New Methodology for Interconnect Parasitic Extraction Considering Photo-Lithography Effects Ying Zhou, Yuxin Tian, Weiping Shi Texas A&M University Zhuo Li Pextra Corporation Frank Liu IBM Austin Research
Introduction to ANSYS DesignModeler
Lecture 5 Modeling 14. 5 Release Introduction to ANSYS DesignModeler 2012 ANSYS, Inc. November 20, 2012 1 Release 14.5 Preprocessing Workflow Geometry Creation OR Geometry Import Geometry Operations Meshing
Laker 3 Custom Design Tools
Datasheet Laker 3 Custom Design Tools Laker 3 Custom Design Tools The Laker 3 Custom Design Tools form a unified front-to-back environment for custom circuit design and layout. They deliver a complete
Digital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
Virtuoso System Design Platform Unified system-aware platform for IC and package design
Unified system-aware platform for IC and package design The Cadence Virtuoso System Design Platform is a holistic, system-based solution that provides the functionality to drive simulation and LVS-clean