D 8.4 Workshop Report

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "D 8.4 Workshop Report"

Transcription

1 Project Number D 8.4 Workshop Report Version July 2014 Final Public Distribution Denmark Technical University, Eindhoven University of Technology, Technical University of Vienna, The Open Group, University of York Project Partners: AbsInt Angewandte Informatik, Eindhoven University of Technology, GMVIS Skysoft, Intecs, Technical University of Denmark, The Open Group, University of York, Vienna University of Technology Every effort has been made to ensure that all statements and information contained herein are accurate, however the Partners accept no liability for any error or omission in the same Copyright in this document remains vested in the T-CREST Project Partners.

2 DOCUMENT CONTROL Version Status Date 1.0 Collection of materials from first workshop at HiPEAC 22 February Inclusion of Madrid ERTS workshop materials 30 July 2014 Page ii Version July 2014

3 TABLE OF CONTENTS 1. Introduction Workshop at HiPEAC Conference Agenda Presentation: Overview of the T-CREST Project Presentation: Time-predictable Processor and Network-on-Chip Presentation: Time-predictable Memory Hierarchy and SDRAM Controller Presentation: Compiler and WCET Analysis Tool Chain Workshop at ECRTS Conference Agenda Presentation: T-CREST: Time-predictable Multi-Core Architecture for Embedded Systems Presentation: Improving the average-case using worst-case aware prefetching Presentation: Argo: A Real-Time Network-on-Chip Architecture with an Efficient GALS Implementation Presentation: Function Splitting for the Patmos Method Cache Presentation: Single-Path Code Generation and Input-Data Dependence Presentation: Time-Predictable Caching of Stack Data Presentation: Branching in the time-predictable processor Patmos Conclusion July 2014 Version 2.0 Page iii

4 EXECUTIVE SUMMARY This report provides a summary of two workshops that were carried out by the T- CREST to disseminate information about the technology innovations that have been developed for European software developers and platform providers. The report includes the agendas and presentation materials from each workshop. The workshops were organised in collaboration with other larger events to achieve broader reach and to benefit from the infrastructures provided for organisation of events. Page iv Version July 2014

5 1. INTRODUCTION This report provides an overview and documents the materials that were presented at two separate workshops that have been organised by the T-CREST project to create greater awareness of the project results. A first workshop was conducted in the second year of the project at the HiPEAC Conference 1 (European Network of Excellence on High Performance and Embedded Architecture and Compilation) in Berlin on 22 January 2013, where initial development results in the project being presented. A second workshop was conducted at the ECRTS Conference 2 (Euromicro Conference on Real-Time Systems) in Madrid on 10 July 2014, where final technology results were presented and information concerning access to the open source results from the project was provided. The T-CREST partners carried out both workshops in collaboration with other European Commission funded projects. The HiPEAC workshop in 2013 was conducted jointly with the following projects: parmerasa 3 : Multi-core execution of parallelised hard real-time applications supporting analysability; and PROARTIS 4 : Probabilistically analysable real-time systems Each project is addressing related technology challenges for embedded systems development. By collaborating in conducting a joint workshop, the projects were able to establish closer links while providing a broader view of the technology advances being addressed with the support of the European Commission thereby attracting a larger audience. The ECRTS workshop was carried out in collaboration with the following projects: parmerasa: Multi-core execution of parallelised hard real-time applications supporting analysability; and CERTAINTY 5 : Certification of real-time applications designed for mixed criticality The joint workshop with these projects created an opportunity for closer collaboration with the CERTAINTY project while further strengthening ties with parmerasa. The following sections summarises the materials that were presented at each of the workshops. 1 Conference information is available at: 2 Conference information is available at: ecrts.eit.uni-kl.de/ecrts14 3 See for more information about the parmerasa project. 4 See for more information about the PROARTIS project. 5 See for more information about the CERTAINTY project. 30 July 2014 Version 2.0 Page 1

6 2. WORKSHOP AT HIPEAC CONFERENCE The following sections provide the Agenda and presentations that were utilised for the T-CREST workshop held at the HiPEAC Conference in Berlin on 22 January AGENDA The following agenda was utilised for the workshop conducted as part of the HiPEAC Conference on 22 January 2012, at Berlin, Germany. Agenda Session 1: Introduction of the EU FP7 projects (10:00-11:00) Session chairs: Sascha Uhrig, Technical University of Dortmund Francisco J. Cazorla, Barcelona Supercomputing Center parmerasa Overview Theo Ungerer, University of Augsburg Overview of the T-CREST Project Jens Sparsø, Technical University of Denmark Introduction to PROARTIS Francisco J. Cazorla, Barcelona Supercomputing Center Session 2: Hardware Architectures (11:30-13:00) Session chair: Christian El-Salloum, Technical University of Vienna parmerasa Hardware Architecture Eduardo Quiñones, Barcelona Supercomputing Center T-CREST Time-predictable Processor and Network-on-Chip Jens Sparsø, Technical University of Denmark T-CREST Time-predictable Memory Hierarchy and SDRAM Controller Kees Goosens, Technical University of Eindhoven PROARTIS Hardware Architectural Solutions Francisco J. Cazorla, Barcelona Supercomputing Center Lunch (13:00 14:00) Session 3: Timing Analysis Support (14:00-16:00) Session chair: Jan Reineke, Saarland University PROARTIS WCET Analysis Techniques and Tools Adriana Gogonel, INRIA and Ian Broster, Rapita Systems parmerasa WCET Analysis Tools Haluk Ozaktas, University Paul Sabatier Toulouse and Ian Broster, Rapita Systems T-CREST Compiler and WCET Analysis Tool Chain Peter Puschner, Technical University of Vienna and Gernot Gebhard, AbsInt Session 4: System and Application Software (16:30-17:30) Page 2 Version July 2014

7 Session chair: Luis Miguel Pinho, CISTER Research Centre PROARTIS System Software Tullio Vardanega, University of Padua parmerasa Parallelized Avionics and Automotive Software João Fernandes, Honeywell and Sebastian Kehr, Denso Close (17:30) 30 July 2014 Version 2.0 Page 3

8 2.2 PRESENTATION: OVERVIEW OF THE T-CREST PROJECT Page 4 Version July 2014

9 30 July 2014 Version 2.0 Page 5

10 Page 6 Version July 2014

11 2.3 PRESENTATION: TIME-PREDICTABLE PROCESSOR AND NETWORK-ON-CHIP 30 July 2014 Version 2.0 Page 7

12 Page 8 Version July 2014

13 30 July 2014 Version 2.0 Page 9

14 Page 10 Version July 2014

15 30 July 2014 Version 2.0 Page 11

16 2.4 PRESENTATION: TIME-PREDICTABLE MEMORY HIERARCHY AND SDRAM CONTROLLER Note: Some slides numbers are omitted since they were not presented due to time constraints. Page 12 Version July 2014

17 30 July 2014 Version 2.0 Page 13

18 Page 14 Version July 2014

19 30 July 2014 Version 2.0 Page 15

20 Page 16 Version July 2014

21 2.5 PRESENTATION: COMPILER AND WCET ANALYSIS TOOL CHAIN 30 July 2014 Version 2.0 Page 17

22 Page 18 Version July 2014

23 30 July 2014 Version 2.0 Page 19

24 3. WORKSHOP AT ECRTS CONFERENCE The following sections provide the Agenda and presentations that were utilised for the T-CREST workshop held at the ECRTS Conference in Madrid on 10 July AGENDA The workshop conducted as part of the ECRTS Conference at Madrid on 10 July 2014, utilised the following agenda. Agenda Introduction to T-CREST, parmerasa and CERTAINTY projects (9:00 10:20) T-CREST: Time-predictable Multi-Core Architecture for Embedded Systems Martin Schoeberl, Technical University of Denmark parmerasa Overview - Objectives and Achievements Theo Ungerer, University of Augsburg CERTAINTY: Certification of Real time applications designed for mixed criticality M. Faugère, THALES Research and Technology Dynamic Budgeting for Settling DRAM Contention of Co-running Mixed- Criticality Applications on Multicores Martin Stigge, Uppsala University Break (10:20 10:40) T-CREST Technologies (10:40 12:40) Improving the average-case using worst-case aware prefetching Jamie Garside, University of York Argo: A Real-Time Network-on-Chip Architecture with an Efficient GALS Implementation Evangelia Kasapaki, Technical University of Denmark Function Splitting for the Patmos Method Cache Stefan Hepp, Vienna University of Technology Single-Path Code Generation and Input-Data Dependence Analysis Daniel Prokesch, Vienna University of Technology Time-Predictable Caching of Stack Data Sahar Abbaspourseyedi, Technical University of Denmark Branching in the time-predictable processor Patmos Wolfgang Puffitsch, Technical University of Denmark Lunch (12:40 13:40) parmerasa Technologies (13:40 15:00) Systematic and Timing-analyzable Parallelization of Industrial Applications Martin Frieb, University of Augsburg Page 20 Version July 2014

25 Towards Parallelization of Automotive Legacy Software Sebastian Kehr, Denso Static timing analysis of parallel applications Christine Rochange, University of Toulouse Multi-core architectures for hard real-time systems Milos Panic, Barcelona Supercomputing Center, Spain Break (15:00 15:20) CERTAINTY Technologies (15:20 17:00) Scheduling, mapping and interference analysis for mixed-critical applications on multi-core platforms Nikolay Stoimenov, Eidgenössische Technical University Zürich Composability and scheduling Petro Poplavko, Verimag NoC modeling and computation of worst-case traversal bounds on MPPA B. Dinechin, Kalray Fault modeling at NoC level A. Tschiene, Technical University Braunschweig Static Code-Level Timing and Stack Usage Analysis C. Ferdinand, Absint Close (17:00) 30 July 2014 Version 2.0 Page 21

26 3.2 PRESENTATION: T-CREST: TIME-PREDICTABLE MULTI-CORE ARCHITECTURE FOR EMBEDDED SYSTEMS Page 22 Version July 2014

27 30 July 2014 Version 2.0 Page 23

28 Page 24 Version July 2014

29 3.3 PRESENTATION: IMPROVING THE AVERAGE-CASE USING WORST-CASE AWARE PREFETCHING 30 July 2014 Version 2.0 Page 25

30 Page 26 Version July 2014

31 30 July 2014 Version 2.0 Page 27

32 Page 28 Version July 2014

33 30 July 2014 Version 2.0 Page 29

34 Page 30 Version July 2014

35 30 July 2014 Version 2.0 Page 31

36 3.4 PRESENTATION: ARGO: A REAL-TIME NETWORK-ON-CHIP ARCHITECTURE WITH AN EFFICIENT GALS IMPLEMENTATION Page 32 Version July 2014

37 30 July 2014 Version 2.0 Page 33

38 Page 34 Version July 2014

39 30 July 2014 Version 2.0 Page 35

40 3.5 PRESENTATION: FUNCTION SPLITTING FOR THE PATMOS METHOD CACHE Page 36 Version July 2014

41 30 July 2014 Version 2.0 Page 37

42 Page 38 Version July 2014

43 30 July 2014 Version 2.0 Page 39

44 Page 40 Version July 2014

45 3.6 PRESENTATION: SINGLE-PATH CODE GENERATION AND INPUT-DATA DEPENDENCE 30 July 2014 Version 2.0 Page 41

46 Page 42 Version July 2014

47 30 July 2014 Version 2.0 Page 43

48 3.7 PRESENTATION: TIME-PREDICTABLE CACHING OF STACK DATA Page 44 Version July 2014

49 30 July 2014 Version 2.0 Page 45

50 Page 46 Version July 2014

51 30 July 2014 Version 2.0 Page 47

52 Page 48 Version July 2014

53 3.8 PRESENTATION: BRANCHING IN THE TIME-PREDICTABLE PROCESSOR PATMOS 30 July 2014 Version 2.0 Page 49

54 Page 50 Version July 2014

55 30 July 2014 Version 2.0 Page 51

56 4. CONCLUSION Organising the two workshops were important actions in support of the dissemination objectives of the T-CREST project. The major conference that were selected for the workshop venues included research and industrial representatives from across Europe with many having specific interests in technology advances in platform architectures, as well as technologies that support critical systems and dependability. The audiences also had sufficient technical results concerning the technological innovations from the T- CREST project could be presented in depth. The workshops also provided further opportunities for collaboration with three other European Commission funded projects addressing related technology challenges. Page 52 Version July 2014

Scope-based Method Cache Analysis

Scope-based Method Cache Analysis Scope-based Method Cache Analysis Benedikt Huber 1, Stefan Hepp 1, Martin Schoeberl 2 1 Vienna University of Technology 2 Technical University of Denmark 14th International Workshop on Worst-Case Execution

More information

Support for the Logical Execution Time Model on a Time-predictable Multicore Processor

Support for the Logical Execution Time Model on a Time-predictable Multicore Processor Support for the Logical Execution Time Model on a Time-predictable Multicore Processor Florian Kluge Department of Computer Science University of Augsburg kluge@informatik.uniaugsburg.de Martin Schoeberl

More information

This is an author-deposited version published in : Eprints ID : 12597

This is an author-deposited version published in :  Eprints ID : 12597 Open Archive TOULOUSE Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited

More information

Avionics Applications on a Time-predictable Chip-Multiprocessor

Avionics Applications on a Time-predictable Chip-Multiprocessor Avionics Applications on a Time-predictable Chip-Multiprocessor André Rocha and Cláudio Silva GMV Lisbon, Portugal Email: [andre.rocha, claudio.silva]@gmv.com Rasmus Bo Sørensen, Jens Sparsø, and Martin

More information

WCET Analysis of Parallel Benchmarks using On-Demand Coherent Cache

WCET Analysis of Parallel Benchmarks using On-Demand Coherent Cache WCET Analysis of Parallel Benchmarks using On-Demand Coherent Arthur Pyka, Lillian Tadros, Sascha Uhrig University of Dortmund Hugues Cassé, Haluk Ozaktas and Christine Rochange Université Paul Sabatier,

More information

D 3.8 Integration report of the full system implemented on FPGA

D 3.8 Integration report of the full system implemented on FPGA Project Number 288008 D 38 Integration report of the full system Version 10 Final Public Distribution Technical University of Denmark Project Partners: AbsInt Angewandte Informatik, Eindhoven University

More information

D 5.6 Full Compiler Version

D 5.6 Full Compiler Version Project Number 288008 D 5.6 Full Compiler Version Version 1.0 Final Public Distribution Vienna University of Technology Project Partners: AbsInt Angewandte Informatik, Eindhoven University of Technology,

More information

ait: WORST-CASE EXECUTION TIME PREDICTION BY STATIC PROGRAM ANALYSIS

ait: WORST-CASE EXECUTION TIME PREDICTION BY STATIC PROGRAM ANALYSIS ait: WORST-CASE EXECUTION TIME PREDICTION BY STATIC PROGRAM ANALYSIS Christian Ferdinand and Reinhold Heckmann AbsInt Angewandte Informatik GmbH, Stuhlsatzenhausweg 69, D-66123 Saarbrucken, Germany info@absint.com

More information

D 5.7 Report on Compiler Evaluation

D 5.7 Report on Compiler Evaluation Project Number 288008 D 5.7 Report on Compiler Evaluation Version 1.0 Final Public Distribution Vienna University of Technology, Technical University of Denmark Project Partners: AbsInt Angewandte Informatik,

More information

Verification and Profiling tools

Verification and Profiling tools Verification and Profiling tools Dissemination Event September 2014 Nick Lay Dave George Rapita Systems Ltd. Introduction to Rapita Systems www.rapitasystems.com Rapita Systems Ltd. Founded in January

More information

Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis

Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis Proceedings of the 5th Intl Workshop on Worst-Case Execution Time (WCET) Analysis Page 41 of 49 Classification of Code Annotations and Discussion of Compiler-Support for Worst-Case Execution Time Analysis

More information

D 2.2 Concepts for Interrupt Virtualisation

D 2.2 Concepts for Interrupt Virtualisation Project Number 288008 D 2.2 Concepts for Interrupt Virtualisation Version 1.0 Final Public Distribution Eindhoven University of Technology and Technical University of Denmark Project Partners: AbsInt Angewandte

More information

Predictability Considerations in the Design of Multi-Core Embedded Systems

Predictability Considerations in the Design of Multi-Core Embedded Systems Predictability Considerations in the Design of Multi-Core Embedded Systems Christoph Cullmann 1, Christian Ferdinand 1, Gernot Gebhard 1, Daniel Grund 2, Claire Maiza (Burguière) 2, Jan Reineke 3, Benoît

More information

A Time-predictable Object Cache

A Time-predictable Object Cache A Time-predictable Object Cache Martin Schoeberl Department of Informatics and Mathematical Modeling Technical University of Denmark Email: masca@imm.dtu.dk Abstract Static cache analysis for data allocated

More information

Enabling TDMA Arbitration in the Context of MBPTA

Enabling TDMA Arbitration in the Context of MBPTA Enabling TDMA Arbitration in the Context of MBPTA Miloš Panić,, Jaume Abella, Eduardo Quiñones, Carles Hernandez, Theo Ungerer, Francisco J. Cazorla, Universitat Politècnica de Catalunya Barcelona Supercomputing

More information

WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon?

WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon? WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon? Sebastian Altmeyer 1, Björn Lisper 2, Claire Maiza 3, Jan Reineke 4, and Christine Rochange 5 1 University of Luxembourg,

More information

IRMOS Newsletter. Issue N 2 / February Editorial. In this issue... Dear Reader, Editorial p.1

IRMOS Newsletter. Issue N 2 / February Editorial. In this issue... Dear Reader, Editorial p.1 IRMOS Newsletter Issue N 2 / February 2009 In this issue... Editorial Dear Reader, Editorial p.1 Highlights p.2 Past events p.5 Upcoming events p.7 Recent project outcomes p.8 I am pleased to announce

More information

Predictable hardware: The AURIX Microcontroller Family

Predictable hardware: The AURIX Microcontroller Family Predictable hardware: The AURIX Microcontroller Family Worst-Case Execution Time Analysis WCET 2013, July 9, 2013, Paris, France Jens Harnisch (Jens.Harnisch@Infineon.com), Infineon Technologies AG, Automotive

More information

On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques

On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques Jaume Abella, Damien Hardy, Isabelle Puaut, Eduardo Quiñones, Francisco J. Cazorla, University of Rennes I, IRISA Barcelona

More information

EO Ground Segment Evolution Reflections by

EO Ground Segment Evolution Reflections by EO Ground Segment Evolution Reflections by Interoute Jonathan Brown Marketing Director Workshop 2015, 24 th September 2015 ESA/ESRIN Frascati Interoute, from the ground to the cloud 1. Interoute is the

More information

H2020 EUB EU-Brazil Research and Development Cooperation in Advanced Cyber Infrastructure. NCP Training Brussels, 18 September 2014

H2020 EUB EU-Brazil Research and Development Cooperation in Advanced Cyber Infrastructure. NCP Training Brussels, 18 September 2014 H2020 EUB 2015 EU-Brazil Research and Development Cooperation in Advanced Cyber Infrastructure NCP Training Brussels, 18 September 2014 H2020 EUB 2015 This topic is a major element for the implementation

More information

A Stack Cache for Real-Time Systems

A Stack Cache for Real-Time Systems A Stack Cache for Real-Time Systems Martin Schoeberl and Carsten Nielsen Department of Applied Mathematics and Computer Science Technical University of Denmark Email: masca@imm.dtu.dk, carstenlau.nielsen@uzh.ch

More information

Measurement-Based Timing Analysis of the AURIX Caches

Measurement-Based Timing Analysis of the AURIX Caches Measurement-Based Timing Analysis of the AURIX Caches Leonidas Kosmidis 1,3, Davide Compagnin 2, David Morales 3, Enrico Mezzetti 3, Eduardo Quinones 3, Jaume Abella 3, Tullio Vardanega 2, and Francisco

More information

A Time-Predictable Instruction-Cache Architecture that Uses Prefetching and Cache Locking

A Time-Predictable Instruction-Cache Architecture that Uses Prefetching and Cache Locking A Time-Predictable Instruction-Cache Architecture that Uses Prefetching and Cache Locking Bekim Cilku, Daniel Prokesch, Peter Puschner Institute of Computer Engineering Vienna University of Technology

More information

Software Synthesis, Code Generation and Timing Analysis

Software Synthesis, Code Generation and Timing Analysis Year 1 Review Brussels, January 23rd, 2008 Cluster Achievements and Perspectives : Software Synthesis, Code Generation and Timing Analysis Cluster leader : Peter Marwedel TU Dortmund High-Level Objectives

More information

Metal Recovery from Low Grade Ores and Wastes Plus

Metal Recovery from Low Grade Ores and Wastes Plus Metal Recovery from Low Grade Ores and Wastes Plus D7.1 Project and public website Public Authors: Marta Macias, Carlos Leyva (IDENER) D7.1 I Page 2 Deliverable Number 7.1 Deliverable Name Project and

More information

Organic Computing Middleware for Ubiquitous Environments

Organic Computing Middleware for Ubiquitous Environments OCµ Organic Computing Middleware for Ubiquitous Environments Status report and outlook Theo Ungerer, Benjamin Satzger, Sebastian Schlingmann, Julia Schmitt, University of Augsburg Wolfgang Trumer, Siemens

More information

OpenMP tasking model for Ada: safety and correctness

OpenMP tasking model for Ada: safety and correctness www.bsc.es www.cister.isep.ipp.pt OpenMP tasking model for Ada: safety and correctness Sara Royuela, Xavier Martorell, Eduardo Quiñones and Luis Miguel Pinho Vienna (Austria) June 12-16, 2017 Parallel

More information

Hannover Declaration

Hannover Declaration Hannover Declaration On 28 April 2016, the Ministry of Economy, Trade and Industry (METI) of Japan and the Federal Ministry for Economic Affairs and Energy (BMWi) of the Federal Republic of Germany released

More information

Trustworthy ICT. FP7-ICT Objective 1.5 WP 2013

Trustworthy ICT. FP7-ICT Objective 1.5 WP 2013 Trustworthy ICT FP7-ICT-2013-10 Objective 1.5 WP 2013 1 General Overview Focused in a limited number of technologies in emerging application of high economic impact in the security area, Cloud Computing

More information

Real Time NoC Based Pipelined Architectonics With Efficient TDM Schema

Real Time NoC Based Pipelined Architectonics With Efficient TDM Schema Real Time NoC Based Pipelined Architectonics With Efficient TDM Schema [1] Laila A, [2] Ajeesh R V [1] PG Student [VLSI & ES] [2] Assistant professor, Department of ECE, TKM Institute of Technology, Kollam

More information

European Space Policy

European Space Policy European Space Policy Eleni Paliouras, ESA EuroGeographics General Assembly 3 October 2017 Vienna, Austria ESA UNCLASSIFIED - For Official Use ESA facts and figures Intergovernmental agency of 22 Member

More information

Third public workshop of the Amsterdam Group and CODECS European Framework for C-ITS Deployment

Third public workshop of the Amsterdam Group and CODECS European Framework for C-ITS Deployment Third public workshop of the Amsterdam Group and CODECS European Framework for C-ITS Deployment 14 February 2017 Amsterdam Gerhard Menzel European Commission - DG MOVE EU Policy Tools Large-scale deployment

More information

The EU Vision on Connected and Automated Driving (and its implementation via H2020)

The EU Vision on Connected and Automated Driving (and its implementation via H2020) The EU Vision on Connected and Automated Driving (and its implementation via H2020) Dr. Nili Mandelblit, Director - Transport, Aero-Space, Materials & Manufacturing ISERD ISERD Israel-Europe R&D Directorate

More information

Plattformübergreifende Softwareentwicklung für heterogene Multicore-Systeme

Plattformübergreifende Softwareentwicklung für heterogene Multicore-Systeme Plattformübergreifende Softwareentwicklung für heterogene Multicore-Systeme Dr.-Ing. Timo Stripf 1 Managing Director Technolgy Outline Multicore Motivation Automatic Parallelization Interactive Parallelization

More information

WCET Driven Design Space Exploration of an Object Cache

WCET Driven Design Space Exploration of an Object Cache WCET Driven Design Space Exploration of an Object Cache Benedikt Huber Institute of Computer Engineering ienna University of Technology benedikt@vmars.tuwien.ac.at Wolfgang Puffitsch Institute of Computer

More information

Integration of Code-Level and System-Level Timing Analysis for Early Architecture Exploration and Reliable Timing Verification

Integration of Code-Level and System-Level Timing Analysis for Early Architecture Exploration and Reliable Timing Verification Integration of Code-Level and System-Level Timing Analysis for Early Architecture Exploration and Reliable Timing Verification C. Ferdinand 1, R. Heckmann 1, D. Kästner 1, K. Richter 2, N. Feiertag 2,

More information

D 5.2 Initial Compiler Version

D 5.2 Initial Compiler Version Project Number 288008 D 5.2 Initial Compiler Version Version 1.0 Final Public Distribution Vienna University of Technology, Technical University of Denmark Project Partners: AbsInt Angewandte Informatik,

More information

The Joint Research Centre (JRC):

The Joint Research Centre (JRC): JRC, 12 February 2009 1 The Joint Research Centre (JRC): Supporting EU Enlargement Milena Raykovska Joint Research Centre, European Commission 12 February 2009 http://www.jrc.ec.europa.eu Mission of the

More information

CACHE-RELATED PREEMPTION DELAY COMPUTATION FOR SET-ASSOCIATIVE CACHES

CACHE-RELATED PREEMPTION DELAY COMPUTATION FOR SET-ASSOCIATIVE CACHES CACHE-RELATED PREEMPTION DELAY COMPUTATION FOR SET-ASSOCIATIVE CACHES PITFALLS AND SOLUTIONS 1 Claire Burguière, Jan Reineke, Sebastian Altmeyer 2 Abstract In preemptive real-time systems, scheduling analyses

More information

Research Infrastructures and Horizon 2020

Research Infrastructures and Horizon 2020 Research Infrastructures and Horizon 2020 Christos VASILAKOS DG Research & 1 st CoPoRI Workshop on EoE 11-12 June 2012 Hamburg, DE The EU Framework Programme for Research and 2014-2020 Research and Europe

More information

Towards a European e-competence Framework

Towards a European e-competence Framework Towards a European e-competence Framework Projects, trends, multistakeholder activities towards a European ICT sectoral framework, related to the EQF Jutta Breyer Brussels, 24 June 2008 Overview 1. Intro

More information

BMVIT-CSJU Workshop Clean Sky TAKE OFF Intro to Clean Sky

BMVIT-CSJU Workshop Clean Sky TAKE OFF Intro to Clean Sky BMVIT-CSJU Workshop Clean Sky TAKE OFF Intro to Clean Sky Vienna, 03 February 2011 1 ACARE and Clean Sky ACARE October 2002 : The Strategic Research Agenda (SRA) 5 Challenges Quality and Affordability

More information

Once-Only Principle Reducing Administrative Burden for Citizens and Businesses

Once-Only Principle Reducing Administrative Burden for Citizens and Businesses Funded by the European Union Once-Only Principle Reducing Administrative Burden for Citizens and Businesses www.scoop4c.eu Tallinn e-governance Conference 2017 and SCOOP4C stakeholder workshop Tallinn,

More information

Real-Time Cache Management for Multi-Core Virtualization

Real-Time Cache Management for Multi-Core Virtualization Real-Time Cache Management for Multi-Core Virtualization Hyoseung Kim 1,2 Raj Rajkumar 2 1 University of Riverside, California 2 Carnegie Mellon University Benefits of Multi-Core Processors Consolidation

More information

Combating Pharmacrime AGENDA

Combating Pharmacrime AGENDA Combating Pharmacrime A Knowledge Building Conference on Counterfeit Medicines 26-28 A Co-hosted event by EUROPOL & EU Observatory on IP Infringements (PSI) AGENDA T he specific purpose of the event is

More information

Advanced Grid Technologies, Services & Systems: Research Priorities and Objectives of WP

Advanced Grid Technologies, Services & Systems: Research Priorities and Objectives of WP Advanced Grid Technologies, Services & Systems: Research Priorities and Objectives of WP 2005-06 06 IST Call 5 Preparatory Workshop Brussels, 31 Jan 1 Feb 2005 Enabling application Max Lemke Deputy Head

More information

Summary. Strategy at EU Level: Digital Agenda for Europe (DAE) What; Why; How ehealth and Digital Agenda. What s next. Key actions

Summary. Strategy at EU Level: Digital Agenda for Europe (DAE) What; Why; How ehealth and Digital Agenda. What s next. Key actions Summary Strategy at EU Level: Digital Agenda for Europe (DAE) What; Why; How ehealth and Digital Agenda Key actions What s next What DAE - EC Communication, adopted in May 2010 Flagship Initiative of EU

More information

Business Model for Global Platform for Big Data for Official Statistics in support of the 2030 Agenda for Sustainable Development

Business Model for Global Platform for Big Data for Official Statistics in support of the 2030 Agenda for Sustainable Development Business Model for Global Platform for Big Data for Official Statistics in support of the 2030 Agenda for Sustainable Development Introduction This note sets out a business model for a Global Platform

More information

"EU feasibility study on WEEE preparation for reuse targets and relation to a revised Circular Εconomy package"

EU feasibility study on WEEE preparation for reuse targets and relation to a revised Circular Εconomy package European Commission DG Environment- Waste Management & Recycling Unit Maria Banti Policy Officer- WEEE "EU feasibility study on WEEE preparation for reuse targets and relation to a revised Circular Εconomy

More information

A Climate Monitoring architecture for space-based observations

A Climate Monitoring architecture for space-based observations A Climate Monitoring architecture for space-based observations Wenjian Zhang World Meteorological Organization Mark Dowell European Commission Joint Research Centre WMO OMM World Climate Conference-3:

More information

Dual use Actions at EU level in support of SMEs, clusters & regions

Dual use Actions at EU level in support of SMEs, clusters & regions Dual use Actions at EU level in support of SMEs, clusters & regions 68 th Dual-use co-ordination Group (DUCG) Meeting Brussels 9 November 2017 Paul Anciaux European Commission, DG GROW ENTR GROW Fi.4 Structure

More information

Cisco Live Event Sponsorship Opportunities

Cisco Live Event Sponsorship Opportunities Contents What is Cisco Live? Who Attends? What is the of Solutions? Why Exhibit? Package Summary Event Schedule Act Now Book your exhibition package today 03 04 05 06 07 10 10 11 2 What is Cisco Live?

More information

Timing Analysis on Complex Real-Time Automotive Multicore Architectures

Timing Analysis on Complex Real-Time Automotive Multicore Architectures 2 nd Workshop on Mapping Applications to MPSoCs St. Goar, June 2009 Timing Analysis on Complex Real-Time Automotive Multicore Architectures Mircea Negrean Simon Schliecker Rolf Ernst Technische Universität

More information

DG CONNECT (Unit H5) Update on Data Centre Activities

DG CONNECT (Unit H5) Update on Data Centre Activities DG CONNECT (Unit H5) Update on Data Centre Activities Svetoslav Mihaylov Scientific/Technical Project Officer Smart Cities and Sustainability Directorate-General Communications Networks, Content and Technology

More information

Managing Memory for Timing Predictability. Rodolfo Pellizzoni

Managing Memory for Timing Predictability. Rodolfo Pellizzoni Managing Memory for Timing Predictability Rodolfo Pellizzoni Thanks This work would not have been possible without the following students and collaborators Zheng Pei Wu*, Yogen Krish Heechul Yun* Renato

More information

Technologies for Information and Health

Technologies for Information and Health Energy Defence and Global Security Technologies for Information and Health Atomic Energy Commission HPC in France from a global perspective Pierre LECA Head of «Simulation and Information Sciences Dpt.»

More information

Interoperability and transparency The European context

Interoperability and transparency The European context JOINING UP GOVERNMENTS EUROPEAN COMMISSION Interoperability and transparency The European context ITAPA 2011, Bratislava Francisco García Morán Director General for Informatics Background 2 3 Every European

More information

Draft annotated agenda

Draft annotated agenda Organization for Economic Co-operation and Development United Nations Economic Commission for Europe in co-operation with European Environment Agency United Nations Environment Programme SHARED ENVIRONMENTAL

More information

Cooperation has been established between the EU and NATO staffs with regard to strategic communication. Between now and mid-2017, they will:

Cooperation has been established between the EU and NATO staffs with regard to strategic communication. Between now and mid-2017, they will: Common set of proposals for the implementation of the Joint Declaration by the President of the European Council, the President of the European Commission and the Secretary General of the North Atlantic

More information

GRIDS INTRODUCTION TO GRID INFRASTRUCTURES. Fabrizio Gagliardi

GRIDS INTRODUCTION TO GRID INFRASTRUCTURES. Fabrizio Gagliardi GRIDS INTRODUCTION TO GRID INFRASTRUCTURES Fabrizio Gagliardi Dr. Fabrizio Gagliardi is the leader of the EU DataGrid project and designated director of the proposed EGEE (Enabling Grids for E-science

More information

EUREKA European Network in international R&D Cooperation

EUREKA European Network in international R&D Cooperation DLR-PT.de Chart 1 > EUREKA Andrea Hesse 2nd June 2016 EUREKA European Network in international R&D Cooperation DLR-PT - National EUREKA Bureau Andrea Hesse TRAINING DLR-PT.de Chart 2 > EUREKA Andrea Hesse

More information

Smart & Sustainable Cities India Fraunhofer India Office

Smart & Sustainable Cities India Fraunhofer India Office Smart & Sustainable Cities India Fraunhofer India Office Fraunhofer in India: Your partner for innovation Fraunhofer Gesellschaft Leading global applied research institute 69 institutes worldwide More

More information

Federated E-infrastructure Dedicated to European Researchers Innovating in Computing network Architectures

Federated E-infrastructure Dedicated to European Researchers Innovating in Computing network Architectures Federated E-infrastructure Dedicated to European Researchers Innovating in Computing network Architectures Mauro Campanella - GARR FP7 Future Networks Concertation Meeting Brussels, March 11th, 2008 FEDERICA

More information

Quick Reference Card. Timing and Stack Verifiers Supported Platforms. SCADE Suite 6.3

Quick Reference Card. Timing and Stack Verifiers Supported Platforms. SCADE Suite 6.3 Timing and Stack Verifiers Supported Platforms SCADE Suite 6.3 About Timing and Stack Verifiers supported platforms Timing and Stack Verifiers Supported Platforms SCADE Suite Timing Verifier and SCADE

More information

Contents. International collaboration and networking. 1. Example 2. Formal networks 3. Informal networks

Contents. International collaboration and networking. 1. Example 2. Formal networks 3. Informal networks International collaboration and networking Name E-waste training workshop Date, Location, Country Contents 1. Example 2. Formal networks 3. Informal networks 2 1 Case: Mixture of expired chemicals 29 containers

More information

General Overview & Annex 1: Global Smart Grid Inventory

General Overview & Annex 1: Global Smart Grid Inventory General Overview & Annex 1: Global Smart Grid Inventory 2 nd EU-US Workshop on Smart Grid Assessment Methodologies Washington DC, 7 th November 2011 Michele de Nigris, RSE, ISGAN Chair Russ Conklin, U.S.

More information

Request for Expressions of Interest: The EU mhealth Hub

Request for Expressions of Interest: The EU mhealth Hub Request for Expressions of Interest: The EU mhealth Hub A project within the framework of the WHO-ITU joint initiative Be He@lthy, Be Mobile The project is supported by the European Commission Horizon2020

More information

Letter of Intent on the testing and large scale demonstrations of Connected and Automated Driving (CAD)

Letter of Intent on the testing and large scale demonstrations of Connected and Automated Driving (CAD) Letter of Intent on the testing and large scale demonstrations of Connected and Automated Driving (CAD) Having regard, among other initiatives, to: Ongoing European Commission flagship initiatives in the

More information

CEF e-invoicing. Presentation to the European Multi- Stakeholder Forum on e-invoicing. DIGIT Directorate-General for Informatics.

CEF e-invoicing. Presentation to the European Multi- Stakeholder Forum on e-invoicing. DIGIT Directorate-General for Informatics. CEF e-invoicing Presentation to the European Multi- Stakeholder Forum on e-invoicing 20 October 2014 DIGIT Directorate-General for Informatics Connecting Europe Facility (CEF) Common financing instrument

More information

Cost Saving Measures for Broadband Roll-out

Cost Saving Measures for Broadband Roll-out Cost Saving Measures for Broadband Roll-out out Izmir, 22 February 2013 Petri Koistinen, DG CONNECT The views expressed in this presentation may not in any circumstances be regarded as stating an official

More information

E-CoAT. European Cooperation of Abuse fighting Teams. Lessons learnt and a pragmatic way forward. ENISA Gathering in Brussels, December 2005

E-CoAT. European Cooperation of Abuse fighting Teams. Lessons learnt and a pragmatic way forward. ENISA Gathering in Brussels, December 2005 European Cooperation of Abuse fighting Teams Lessons learnt and a pragmatic way forward ENISA Gathering in Brussels, December 2005 Don Stikvoort (e-coat workshop chair) Abuse a massive problem (i) Computer/network

More information

COMMISSION RECOMMENDATION. of on Coordinated Response to Large Scale Cybersecurity Incidents and Crises

COMMISSION RECOMMENDATION. of on Coordinated Response to Large Scale Cybersecurity Incidents and Crises EUROPEAN COMMISSION Brussels, 13.9.2017 C(2017) 6100 final COMMISSION RECOMMENDATION of 13.9.2017 on Coordinated Response to Large Scale Cybersecurity Incidents and Crises EN EN COMMISSION RECOMMENDATION

More information

Can Europe Lead in 5G? Dr. Jan Krancke, VP Regulatory Strategy and Projects, Group Public & Regulatory Affairs Deutsche Telekom Brussels,

Can Europe Lead in 5G? Dr. Jan Krancke, VP Regulatory Strategy and Projects, Group Public & Regulatory Affairs Deutsche Telekom Brussels, Can Europe Lead in 5G? Strategic thoughts Dr. Jan Krancke, VP Regulatory Strategy and Projects, Group Public & Regulatory Affairs Deutsche Telekom Brussels, 26.10.2016 5G will be next Milestone in digital

More information

High Performance Computing from an EU perspective

High Performance Computing from an EU perspective High Performance Computing from an EU perspective DEISA PRACE Symposium 2010 Barcelona, 10 May 2010 Kostas Glinos European Commission - DG INFSO Head of Unit GÉANT & e-infrastructures 1 "The views expressed

More information

Antimicrobial Resistance

Antimicrobial Resistance REGIONAL COMMITTEE Provisional Agenda item 9.1 Sixty-Ninth Session SEA/RC69/9 Colombo, Sri Lanka 5 9 September 2016 22 July 2016 Antimicrobial Resistance The WHO South-East Asia Region has recognized antimicrobial

More information

Mixed Criticality Systems

Mixed Criticality Systems Mixed Criticality Systems Report from the Workshop on Mixed Criticality Systems held on 03 rd February 2012 in Brussels, Belgium February 2012 Information Society and Media Directorate-General Unit G3/Computing

More information

Ensuring Schedulability of Spacecraft Flight Software

Ensuring Schedulability of Spacecraft Flight Software Ensuring Schedulability of Spacecraft Flight Software Flight Software Workshop 7-9 November 2012 Marek Prochazka & Jorge Lopez Trescastro European Space Agency OUTLINE Introduction Current approach to

More information

Experience of EurekaBuild: How to use the EUREKA programme to support the implementation of the Strategic Research Agenda

Experience of EurekaBuild: How to use the EUREKA programme to support the implementation of the Strategic Research Agenda EUREKA UMBRELLA PROJECT: Technologies for a Sustainable and Competitive Construction Sector Experience of EurekaBuild: How to use the EUREKA programme to support the implementation of the Strategic Research

More information

EU CO-FUNDED PROJECT RESPONSE: NEW PSYCHOACTIVE SUBSTANCES DATABASE

EU CO-FUNDED PROJECT RESPONSE: NEW PSYCHOACTIVE SUBSTANCES DATABASE EU CO-FUNDED PROJECT RESPONSE: NEW PSYCHOACTIVE SUBSTANCES DATABASE Dr. Sonja Klemenc and Dr. Irene Breum Müller sonja.klemenc@policija.si MNZ GPU, National Forensic Laboratory, Vodovodna 95, 1000 Ljubljana,

More information

Mission Innovation World Economic Forum s Strategic Dialogues on Effective Public-Private Cooperation on Clean Energy Innovation

Mission Innovation World Economic Forum s Strategic Dialogues on Effective Public-Private Cooperation on Clean Energy Innovation Mission Innovation World Economic Forum s Strategic Dialogues on Effective Public-Private Cooperation on Clean Energy Innovation Mexico City, 12th September 2017 (by Invitation only) Context Mission Innovation

More information

Project Number D7.1 Final Report on Dissemination. Version January 2016 Final. Public Distribution. The Open Group

Project Number D7.1 Final Report on Dissemination. Version January 2016 Final. Public Distribution. The Open Group Project Number 318736 D7.1 Final Report on Dissemination Version 1.3 18 January 2016 Final Public Distribution The Open Group Project : aicas, HMI, petafuel, SOFTEAM, Scuola Superiore Sant Anna, The Open

More information

European Transport Policy: ITS in action ITS Action Plan Directive 2010/40/EU

European Transport Policy: ITS in action ITS Action Plan Directive 2010/40/EU European Transport Policy: ITS in action ITS Action Plan Directive 2010/40/EU Hermann Meyer, CEO ERTICO IMPACTS, Barcelona, 31 March 2011 This presentation is mainly based on charts which were already

More information

Efficient Verification of Non-Functional Safety Properties by Abstract Interpretation: Timing, Stack Consumption, and Absence of Runtime Errors

Efficient Verification of Non-Functional Safety Properties by Abstract Interpretation: Timing, Stack Consumption, and Absence of Runtime Errors Efficient Verification of Non-Functional Safety Properties by Abstract Interpretation: Timing, Stack Consumption, and Absence of Runtime Errors Daniel Kästner, Christian Ferdinand AbsInt GmbH, Science

More information

NEM Networked and Electronic Media European technology platform

NEM Networked and Electronic Media European technology platform NEM Networked and Electronic Media European technology platform http://www.nem-initiative.org Jean-Dominique Meunier NEM Chairman & Executive Director (Technicolor) May 10, 2013 FIA Dublin - Open Data

More information

Bringing EU Cybersecurity & privacy research results closer to the market

Bringing EU Cybersecurity & privacy research results closer to the market Bringing EU Cybersecurity & privacy research results closer to the market EU-Unity Workshop 11 October 2017, Tokyo, Japan Nicholas Ferguson, Trust-IT Services & Coordinator, Cyberwatching.eu www.cyberwatching.eu

More information

Civilian security view based on EULER programme

Civilian security view based on EULER programme www.euler-project.eu European SDR for wireless in joint security operations Civilian security view based on EULER programme Timo Bräysy, CWC/Univ. of Oulu EDA SDR Conference 17.-18.11.2009 Goals The EULER

More information

Block 1: Introduction Overview, Requirements, Knowledge Profiles. FH-Prof. DI Dr. Stefan Sauermann Juliane Herzog, MSc.

Block 1: Introduction Overview, Requirements, Knowledge Profiles. FH-Prof. DI Dr. Stefan Sauermann Juliane Herzog, MSc. Block 1: Introduction Overview, Requirements, Knowledge Profiles FH-Prof. DI Dr. Stefan Sauermann Juliane Herzog, MSc. University of Applied Sciences Technikum Wien University of Applied Sciences (UAS)

More information

DISCERN Libraries User Guide

DISCERN Libraries User Guide Distributed Intelligence for Cost-Effective and Reliable Distribution Network Operation DISCERN Libraries User Guide Author: OFFIS Date: 22.04.2016 www.discern.eu The research leading to these results

More information

ESCO Training Dynamic Investment Grade Calculation

ESCO Training Dynamic Investment Grade Calculation ESCO Training Dynamic Investment Grade Calculation Organised by Thai-German Programme on Energy Efficiency Development Plan (TGP-EEDP) 19-21 January 2016 Witthayu room, 2 nd floor, Grande Centre Point

More information

Project III Public/private cooperation

Project III Public/private cooperation Project Cybercrime@EAP III Public/private cooperation Արևելյան Գործընկերություն Східне партнерство Eastern Partnership აღმოსავლეთ პარტნიორობა Parteneriatul Estic Şərq tərəfdaşlığı Partenariat Oriental

More information

ECSC Brief Razvan GAVRILA NIS Expert. European Union Agency for Network and Information Security

ECSC Brief Razvan GAVRILA NIS Expert. European Union Agency for Network and Information Security ECSC Brief Razvan GAVRILA NIS Expert European Union Agency for Network and Information Security European Cyber Security Challenge Project initiated under the umbrella of the EU CSS (Feb 2013): The Commission

More information

QUARTERLY PROGRESS REPORT

QUARTERLY PROGRESS REPORT QUARTERLY PROGRESS REPORT Grant Agreement number: 224275 Project acronym: EVITA Project title: E-safety vehicle intrusion protected applications Funding Scheme: Collaborative project Date of preparation

More information

Security and resilience in Information Society: the European approach

Security and resilience in Information Society: the European approach Security and resilience in Information Society: the European approach Andrea Servida Deputy Head of Unit European Commission DG INFSO-A3 Andrea.servida@ec.europa.eu What s s ahead: mobile ubiquitous environments

More information

THE CYBER SECURITY ENVIRONMENT IN LITHUANIA

THE CYBER SECURITY ENVIRONMENT IN LITHUANIA Executive summary of the public audit report THE CYBER SECURITY ENVIRONMENT IN LITHUANIA 9 December 2015, No. VA-P-90-4-16 Full audit report in Lithuanian is available on the website of the National Audit

More information

ENIAC JU, Private-Public Partnership in Nano-electronics. Helmut Ennen Advisor, ENIAC JU

ENIAC JU, Private-Public Partnership in Nano-electronics. Helmut Ennen Advisor, ENIAC JU ENIAC JU, Private-Public Partnership in Nano-electronics Helmut Ennen Advisor, ENIAC JU ENF Workshop, Dublin, 20 June 2013 Content 1. Nanoelectronics: a KET 2. European 2012 Highlights 3. ENIAC JU Impact

More information

Council of the European Union Brussels, 16 March 2015 (OR. en)

Council of the European Union Brussels, 16 March 2015 (OR. en) Conseil UE Council of the European Union Brussels, 16 March 2015 (OR. en) 7266/15 LIMITE PUBLIC JAI 178 COSI 32 ENFOPOL 66 CYBER 17 COTER 49 NOTE From: To: Subject: EUROPOL Standing Committee on operational

More information

Bounding WCET of Applications Using SDRAM with Priority Based Budget Scheduling in MPSoCs

Bounding WCET of Applications Using SDRAM with Priority Based Budget Scheduling in MPSoCs Bounding WCET of Applications Using with riority Based Budget Scheduling in MSoCs Hardik Shah ForTISS GmbH Guerickestr.5, 885 Munich Email: shah@fortiss.org Andreas Raabe ForTISS GmbH Guerickestr.5, 885

More information

Regulating Telemedicine: the

Regulating Telemedicine: the Regulating Telemedicine: the EU perspective ETSI ehealth workshop On telemedicine 6-7 May 2014 Céline Deswarte, Policy officer Unit Health and Well-Being European Commission i Table of Contents t 1) Legal

More information

Sireesha R Basavaraju Embedded Systems Group, Technical University of Kaiserslautern

Sireesha R Basavaraju Embedded Systems Group, Technical University of Kaiserslautern Sireesha R Basavaraju Embedded Systems Group, Technical University of Kaiserslautern Introduction WCET of program ILP Formulation Requirement SPM allocation for code SPM allocation for data Conclusion

More information