inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 19 CPU Design: The Single-Cycle II & Control !
|
|
- Geoffrey Lee
- 5 years ago
- Views:
Transcription
1 inst.eecs.berkeley.edu/~cs6c CS6C : Machine Structures Lecture 9 CPU Design: The Single-Cycle II & Control !!!Instructor Paul Pearce! Dell may have shipped infected motherboards! Dell is warning customers that its PowerEdge R4 rack-mount server may have shipped with spyware onboard in the embedded system management software (firmware). Good luck getting Norton McAfee to clean that.! CS6C L9 CPU Design: The Single-Cycle II & Control ()!
2 How to Design a Processor: step-by-step!. Analyze instruction set architecture (ISA) => datapath requirements! meaning of each instruction is given by the register transfers! datapath must include storage element for ISA registers! datapath must support each register transfer! 2. Select set of datapath components and establish clocking methodology! 3. Assemble datapath meeting requirements! 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.!. Assemble the control logic! CS6C L9 CPU Design: The Single-Cycle II & Control (2)!
3 Clk Clocking Methodology! Storage elements clocked by same edge! Being physical devices, flip-flops (FF) and combinational logic have some delays! Gates: delay from input change to output change! Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-q delay! Critical path (longest path through logic)!determines length of clock period! CS6C L9 CPU Design: The Single-Cycle II & Control (3)!
4 Register-Register Timing: One complete cycle! Clk PC Old Value,,, etc ctr New Value Instruction Access Time Old Value New Value Delay through Control Logic Old Value New Value RegWr Old Value New Value Register File Access Time, B Old Value New Value Delay Old Value New Value RegWr ctr Register Write Occurs Here CS6C L9 CPU Design: The Single-Cycle II & Control (4)!
5 3c: Logical Operations with Immediate! R[rt] = R[rs] op ZeroExt[imm]! RegWr 26 2 op rs rt immediate 6 bits bits bits bits bits ctr immediate bits But weʼre writing to register??! CS6C L9 CPU Design: The Single-Cycle II & Control ()!
6 3c: Logical Operations with Immediate! R[rt] = R[rs] op ZeroExt[imm] ]! RegDst RegWr imm 26 CS6C L9 CPU Design: The Single-Cycle II & Control (6)! 2 op rs rt immediate 6 bits bits bits bits ZeroExt bits immediate bits What about register read??! ctr Src Already defined -bit MUX; Zero Ext?!
7 3d: Load Operations! R[rt] = Mem[R[rs] + SignExt[imm]]!Example: lw rt,rs,imm! 26 2 op rs rt immediate 6 bits bits bits bits RegDst RegWr imm ZeroExt ctr Src CS6C L9 CPU Design: The Single-Cycle II & Control (7)!
8 3d: Load Operations! R[rt] = Mem[R[rs] + SignExt[imm]]!Example: lw rt,rs,imm! 26 2 op rs rt immediate 6 bits bits bits bits RegDst RegWr imm ExtOp Extender Src ctr MemtoReg MemWr?" In WrEn Adr CS6C L9 CPU Design: The Single-Cycle II & Control (8)!
9 3e: Store Operations! Mem[ R[rs] + SignExt[imm] ] = R[rt]! Ex.: sw rt, rs, imm! 26 2 op rs rt immediate 6 bits bits bits bits RegDst ctr MemtoReg MemWr RegWr imm ExtOp Extender Src In WrEn Adr CS6C L9 CPU Design: The Single-Cycle II & Control (9)!
10 3e: Store Operations! Mem[ R[rs] + SignExt[imm] ] = R[rt]! Ex.: sw rt, rs, imm! 26 2 op rs rt immediate 6 bits bits bits bits RegDst ctr MemtoReg MemWr RegWr imm ExtOp Extender Src In WrEn Adr CS6C L9 CPU Design: The Single-Cycle II & Control ()!
11 3f: The Branch Instruction! beq rs, rt, imm mem[pc] Fetch the instruction from memory! Zero = R[rs] - R[rt] Calculate branch condition! if (Zero) Calculate the next instructionʼs address! PC = PC ( SignExt(imm) x 4 )!!else! PC = PC + 4! 26 op 2 rs rt immediate 6 bits bits bits bits CS6C L9 CPU Design: The Single-Cycle II & Control ()!
12 path for Branch Operations! beq rs, rt, imm!! path generates condition (zero)! 4 PC Ext imm Adder Adder 26 2 op rs rt immediate 6 bits bits bits bits Inst Address" npc_sel Mux PC RegWr Already have mux, adder, need special sign extender for PC, need equal compare (sub?)! CS6C L7 Combinational Logic Blocks and Intro to CPU Design (2)! Zero z" ctr
13 Putting it All Together:A Single Cycle path! 4 PC Ext imm Adder Adder npc_sel Mux Inst PC Adr RegDst RegWr imm Extender CS6C L7 Combinational Logic Blocks and Intro to CPU Design (3)! <2:2> <:2> <:> ExtOp <:> Imm Zero Instruction<:> Src ctr MemtoReg MemWr z In WrEn Adr
14 An Abstract View of the Implementation! Instruction Address Next Address Ideal Instruction PC Instruction Register File A B Control Control Signals Conditions Addr In Ideal Out path CS6C L9 CPU Design: The Single-Cycle II & Control (4)!
15 An Abstract View of the Critical Path! Critical Path (Load Instruction) = Delay clock through PC (FFs) + Instruction s Access Time + Register File s Access Time, + to Perform a -bit Add + Instruction Address Next Address Ideal Instruction PC Access Time + Stable Time for Register File Write Instruction Register File A B (Assumes a fast controller)" Addr In Ideal CS6C L9 CPU Design: The Single-Cycle II & Control ()!
16 Administrivia! HW 7 due Saturday! Specification update now online. Be sure to check it out. The changes are designed to make integration with project 2 easier. They are very minor.! Project 2 online now!! Reminder: Midterm regrades due Monday.! Paul will be gone on Monday. Noah will be giving the lecture.! Paul will have OH on Monday (barring flight delays)! Be prepared for a kinetic learning activity! CS6C L9 CPU Design: The Single-Cycle II & Control ()!
17 Review: A Single Cycle path! We have everything but the values of control signals! RegDst RegWr imm npc_sel Extender instr fetch unit zero Instruction<:> <2:2> ctr Z In <:2> MemWr <:> WrEn Adr <:> Imm MemtoReg CS6C L9 CPU Design: The Single-Cycle II & Control (7)! ExtOp Src
18 Recap: Meaning of the Control Signals! npc_sel:! +4 PC < PC + 4!!! br PC < PC n =next!!!!!! {SignExt(Im), }! Later in lecture: higher-level connection between mux and branch condition! 4 PC Ext Adder Adder npc_sel " Mux " PC Inst Address" imm CS6C L9 CPU Design: The Single-Cycle II & Control (8)!
19 Recap: Meaning of the Control Signals! ExtOp:!zero, sign! src:! reg;! imm! ctr:!add, SUB, OR! RegDst RegWr imm ExtOp Extender MemWr: write memory MemtoReg: alu; mem RegDst: rt; rd RegWr: write register Src ctr MemtoReg MemWr In WrEn Adr CS6C L9 CPU Design: The Single-Cycle II & Control (9)!
20 RTL: The Add Instruction! op rs rt rd shamt funct 6 bits bits bits bits bits 6 bits add rd, rs, rt! MEM[PC]!!Fetch the instruction!!!!!from memory! R[rd] = R[rs] + R[rt]!The actual operation! PC = PC + 4!Calculate the next!!!!instructionʼs address! CS6C L9 CPU Design: The Single-Cycle II & Control (2)!
21 Instruction Fetch Unit at the Beginning of Add Fetch the instruction from Instruction memory: Instruction = MEM[PC]! same for all instructions! Inst Instruction<:> 4 PC Ext Adder Adder npc_sel PC Mux Inst Address" imm CS6C L9 CPU Design: The Single-Cycle II & Control (2)!
22 The Single Cycle path during Add 26 2 op rs rt rd shamt funct R[rd] = R[rs] + R[rt]! RegDst=rd RegWr= npc_sel=+4 imm ExtOp=x Extender instr fetch unit zero 6 Src=reg Instruction<:> <2:2> Imm ctr=add MemtoReg= MemWr= Z In <:2> <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (22)!
23 Instruction Fetch Unit at the End of Add! PC = PC + 4! This is the same for all instructions except: Branch and Jump! Inst 4 PC Ext npc_sel=+4 Adder Adder PC Mux Inst Address" imm CS6C L9 CPU Design: The Single-Cycle II & Control (23)!
24 Single Cycle path during Or Immediate?! 26 2 op rs rt immediate R[rt] = R[rs] OR ZeroExt[Imm]! RegDst= RegWr= npc_sel= imm ExtOp= Extender instr fetch unit zero Src= Instruction<:> <2:2> Imm ctr= MemtoReg= Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (24)!
25 Single Cycle path during Or Immediate?! 26 2 op rs rt immediate R[rt] = R[rs] OR ZeroExt[Imm]! RegDst=rt RegWr= npc_sel=+4 imm ExtOp=zero Extender instr fetch unit zero Src=imm Instruction<:> <2:2> Imm ctr=or MemtoReg=alu Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (2)!
26 The Single Cycle path during Load?! 26 2 op rs rt immediate R[rt] = {R[rs] + SignExt[imm]}! RegDst= RegWr= npc_sel= imm ExtOp= Extender instr fetch unit zero Src= Instruction<:> <2:2> Imm ctr= MemtoReg= Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (26)!
27 The Single Cycle path during Load! 26 2 op rs rt immediate R[rt] = {R[rs] + SignExt[imm]}! RegDst=rt RegWr= npc_sel=+4 imm ExtOp=sign Extender instr fetch unit zero Src=imm Instruction<:> <2:2> Imm ctr=add MemtoReg=mem Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (27)!
28 The Single Cycle path during Store?! 26 2 op rs rt immediate {R[rs] + SignExt[imm]} = R[rt]! RegDst= RegWr= npc_sel= imm ExtOp= Extender instr fetch unit zero Src= Instruction<:> <2:2> Imm ctr= MemtoReg= Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (28)!
29 The Single Cycle path during Store! 26 2 op rs rt immediate {R[rs] + SignExt[imm]} = R[rt]! RegDst=x RegWr= npc_sel=+4 imm ExtOp=sign Extender instr fetch unit zero Src=imm Instruction<:> <2:2> Imm ctr=add MemtoReg=x Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (29)!
30 The Single Cycle path during Branch?! 26 2 op rs rt immediate if (R[rs] - R[rt] == ) then Zero = ; else Zero =! RegDst= RegWr= npc_sel= imm ExtOp= Extender instr fetch unit zero Src= Instruction<:> <2:2> Imm ctr= MemtoReg= Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control (3)!
31 The Single Cycle path during Branch! 26 2 op rs rt immediate if (R[rs] - R[rt] == ) then Zero = ; else Zero =! RegDst=x RegWr= npc_sel=br imm ExtOp=x Extender instr fetch unit zero Src=reg Instruction<:> <2:2> Imm ctr=sub MemtoReg=x Z In <:2> MemWr= <:> WrEn Adr <:> CS6C L9 CPU Design: The Single-Cycle II & Control ()!
32 Instruction Fetch Unit at the End of Branch! if (Zero == ) then PC = PC SignExt[imm]*4 ; else PC = PC + 4! npc_sel Zero imm 4 PC Ext 26 2 op rs rt immediate Adder Adder MUX npc_sel ctrl" " Mux " Inst PC Adr Instruction<:> What is encoding of npc_sel?! Direct MUX select?! Branch inst. / not branch! Letʼs pick 2nd option! npc_sel = +4! npc_sel = br! npc_sel zero? MUX x Q: What logic gate?! CS6C L9 CPU Design: The Single-Cycle II & Control ()!
33 Peer Instruction! ) In the worst case, the biggest delay is the memory access time! 2) With only changes to control, our datapath could write (something) to memory and registers in one cycle.! 2 a) FF b) FT c) TF d) TT CS6C L9 CPU Design: The Single-Cycle II & Control (33)!
34 Summary: A Single Cycle path! We have everything! Now we just need to know how to BUILD! CONTROL! RegDst RegWr imm npc_sel Extender instr fetch unit zero Instruction<:> <2:2> ctr Z In <:2> MemWr <:> WrEn Adr <:> Imm MemtoReg CS6C L9 CPU Design: The Single-Cycle II & Control (3)! ExtOp Src
35 Summary: Single-cycle Processor steps to design a processor. Analyze instruction set datapath requirements 2. Select set of datapath components & establish clock methodology 3. Assemble datapath meeting the requirements 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.. Assemble the control logic Formulate Logic Equations Design Circuits Processor Control Input path Output CS6C L9 CPU Design: The Single-Cycle II & Control (36)!
CS3350B Computer Architecture Winter Lecture 5.7: Single-Cycle CPU: Datapath Control (Part 2)
CS335B Computer Architecture Winter 25 Lecture 5.7: Single-Cycle CPU: Datapath Control (Part 2) Marc Moreno Maza www.csd.uwo.ca/courses/cs335b [Adapted from lectures on Computer Organization and Design,
More informationUC Berkeley CS61C : Machine Structures
inst.eecs.berkeley.edu/~cs6c UC Berkeley CS6C : Machine Structures The Internet is broken?! The Clean Slate team at Stanford wants to revamp the Internet, making it safer (from viruses), more reliable
More informationUC Berkeley CS61C : Machine Structures
inst.eecs.berkeley.edu/~cs6c UC Berkeley CS6C : Machine Structures Lecture 26 Single-cycle CPU Control 27-3-2 Exhausted TA Ben Sussman www.icanhascheezburger.com Qutrits Bring Quantum Computers Closer:
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #19 Designing a Single-Cycle CPU 27-7-26 Scott Beamer Instructor AI Focuses on Poker CS61C L19 CPU Design : Designing a Single-Cycle CPU
More informationCS 110 Computer Architecture Single-Cycle CPU Datapath & Control
CS Computer Architecture Single-Cycle CPU Datapath & Control Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides
More informationReview. N-bit adder-subtractor done using N 1- bit adders with XOR gates on input. Lecture #19 Designing a Single-Cycle CPU
CS6C L9 CPU Design : Designing a Single-Cycle CPU () insteecsberkeleyedu/~cs6c CS6C : Machine Structures Lecture #9 Designing a Single-Cycle CPU 27-7-26 Scott Beamer Instructor AI Focuses on Poker Review
More informationThe Big Picture: Where are We Now? EEM 486: Computer Architecture. Lecture 3. Designing a Single Cycle Datapath
The Big Picture: Where are We Now? EEM 486: Computer Architecture Lecture 3 The Five Classic Components of a Computer Processor Input Control Memory Designing a Single Cycle path path Output Today s Topic:
More informationLecture #17: CPU Design II Control
Lecture #7: CPU Design II Control 25-7-9 Anatomy: 5 components of any Computer Personal Computer Computer Processor Control ( brain ) This week ( ) path ( brawn ) (where programs, data live when running)
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU Datapath & Control Part 2
CS 6C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU Datapath & Control Part 2 Instructors: Krste Asanovic & Vladimir Stojanovic hfp://inst.eecs.berkeley.edu/~cs6c/ Review:
More informationCOMP303 Computer Architecture Lecture 9. Single Cycle Control
COMP33 Computer Architecture Lecture 9 Single Cycle Control A Single Cycle Datapath We have everything except control signals (underlined) RegDst busw Today s lecture will look at how to generate the control
More information361 datapath.1. Computer Architecture EECS 361 Lecture 8: Designing a Single Cycle Datapath
361 datapath.1 Computer Architecture EECS 361 Lecture 8: Designing a Single Cycle Datapath Outline of Today s Lecture Introduction Where are we with respect to the BIG picture? Questions and Administrative
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 34 Single Cycle CPU Control I 24-4-16 Lecturer PSOE Dan Garcia www.cs.berkeley.edu/~ddgarcia 1.5 Quake?! NBC movie on May 3 rd. Truth stranger
More informationOutline. EEL-4713 Computer Architecture Designing a Single Cycle Datapath
Outline EEL-473 Computer Architecture Designing a Single Cycle path Introduction The steps of designing a processor path and timing for register-register operations path for logical operations with immediates
More informationInstructor: Randy H. Katz hcp://inst.eecs.berkeley.edu/~cs61c/fa13. Fall Lecture #18. Warehouse Scale Computer
/29/3 CS 6C: Great Ideas in Computer Architecture Building Blocks for Datapaths Instructor: Randy H. Katz hcp://inst.eecs.berkeley.edu/~cs6c/fa3 /27/3 Fall 23 - - Lecture #8 So5ware Parallel Requests Assigned
More informationECE468 Computer Organization and Architecture. Designing a Single Cycle Datapath
ECE468 Computer Organization and Architecture Designing a Single Cycle Datapath ECE468 datapath1 The Big Picture: Where are We Now? The Five Classic Components of a Computer Processor Control Input Datapath
More informationCOMP303 - Computer Architecture Lecture 8. Designing a Single Cycle Datapath
COMP33 - Computer Architecture Lecture 8 Designing a Single Cycle Datapath The Big Picture The Five Classic Components of a Computer Processor Input Control Memory Datapath Output The Big Picture: The
More informationEEM 486: Computer Architecture. Lecture 3. Designing Single Cycle Control
EEM 48: Computer Architecture Lecture 3 Designing Single Cycle The Big Picture: Where are We Now? Processor Input path Output Lec 3.2 An Abstract View of the Implementation Ideal Address Net Address PC
More informationCS 61C: Great Ideas in Computer Architecture. MIPS CPU Datapath, Control Introduction
CS 61C: Great Ideas in Computer Architecture MIPS CPU Datapath, Control Introduction Instructor: Alan Christopher 7/28/214 Summer 214 -- Lecture #2 1 Review of Last Lecture Critical path constrains clock
More informationCpE242 Computer Architecture and Engineering Designing a Single Cycle Datapath
CpE242 Computer Architecture and Engineering Designing a Single Cycle Datapath CPE 442 single-cycle datapath.1 Outline of Today s Lecture Recap and Introduction Where are we with respect to the BIG picture?
More informationinst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 18 CPU Design: The Single-Cycle I ! Nasty new windows vulnerability!
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 18 CPU Design: The Single-Cycle I CS61C L18 CPU Design: The Single-Cycle I (1)! 2010-07-21!!!Instructor Paul Pearce! Nasty new windows vulnerability!
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #17 Single Cycle CPU Datapath CPS today! 2005-10-31 There is one handout today at the front and back of the room! Lecturer PSOE, new dad
More informationCS61C : Machine Structures
CS 61C L path (1) insteecsberkeleyedu/~cs61c/su6 CS61C : Machine Structures Lecture # path natomy: 5 components of any Computer Personal Computer -7-25 This week Computer Processor ( brain ) path ( brawn
More informationCS 61C: Great Ideas in Computer Architecture Datapath. Instructors: John Wawrzynek & Vladimir Stojanovic
CS 61C: Great Ideas in Computer Architecture Datapath Instructors: John Wawrzynek & Vladimir Stojanovic http://inst.eecs.berkeley.edu/~cs61c/fa15 1 Components of a Computer Processor Control Enable? Read/Write
More informationCS 61C: Great Ideas in Computer Architecture Lecture 12: Single- Cycle CPU, Datapath & Control Part 2
CS 6C: Great Ideas in Computer Architecture Lecture 2: Single- Cycle CPU, Datapath & Control Part 2 Instructor: Sagar Karandikar sagark@eecs.berkeley.edu hbp://inst.eecs.berkeley.edu/~cs6c Midterm Results
More information361 control.1. EECS 361 Computer Architecture Lecture 9: Designing Single Cycle Control
36 control. EECS 36 Computer Architecture Lecture 9: Designing Single Cycle Control Recap: The MIPS Subset ADD and subtract add rd, rs, rt sub rd, rs, rt OR Imm: ori rt, rs, imm6 3 3 26 2 6 op rs rt rd
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Lecture 28: Single- Cycle CPU Datapath Control Part 1
CS 61C: Great Ideas in Computer Architecture (Machine Structures) Lecture 28: Single- Cycle CPU Datapath Control Part 1 Guest Lecturer: Sagar Karandikar hfp://inst.eecs.berkeley.edu/~cs61c/ http://research.microsoft.com/apps/pubs/default.aspx?id=212001!
More informationCS 61C: Great Ideas in Computer Architecture Control and Pipelining
CS 6C: Great Ideas in Computer Architecture Control and Pipelining Instructors: Vladimir Stojanovic and Nicholas Weaver http://inst.eecs.berkeley.edu/~cs6c/sp6 Datapath Control Signals ExtOp: zero, sign
More informationWorking on the Pipeline
Computer Science 6C Spring 27 Working on the Pipeline Datapath Control Signals Computer Science 6C Spring 27 MemWr: write memory MemtoReg: ALU; Mem RegDst: rt ; rd RegWr: write register 4 PC Ext Imm6 Adder
More informationMIPS-Lite Single-Cycle Control
MIPS-Lite Single-Cycle Control COE68: Computer Organization and Architecture Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview Single cycle
More informationCS359: Computer Architecture. The Processor (A) Yanyan Shen Department of Computer Science and Engineering
CS359: Computer Architecture The Processor (A) Yanyan Shen Department of Computer Science and Engineering Eecuting R-type Instructions 7 Instructions ADD and subtract add rd, rs, rt sub rd, rs, rt OR Immediate:
More informationECE170 Computer Architecture. Single Cycle Control. Review: 3b: Add & Subtract. Review: 3e: Store Operations. Review: 3d: Load Operations
ECE7 Computer Architecture Single Cycle Control Review: 3a: Overview of the Fetch Unit The common operations Fetch the : mem[] Update the program counter: Sequential Code: < + Branch and Jump: < something
More informationadd rd, rs, rt Review: A Single Cycle Datapath We have everything Lecture Recap: Meaning of the Control Signals
CS6C L27 Single-Cycle CPU Control () inst.eecs.berkeley.edu/~cs6c UC Berkeley CS6C : Machine Structures Lecture 26 Single-cycle CPU Control 27-3-2 Ehausted TA Ben Sussman www.icanhascheezburger.com Qutrits
More informationThe Processor: Datapath & Control
Orange Coast College Business Division Computer Science Department CS 116- Computer Architecture The Processor: Datapath & Control Processor Design Step 3 Assemble Datapath Meeting Requirements Build the
More informationUC Berkeley CS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 25 CPU Design: Designing a Single-cycle CPU Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia T-Mobile s Wi-Fi / Cell phone
More informationHow to design a controller to produce signals to control the datapath
ECE48 Computer Organization and Architecture Designing Single Cycle How to design a controller to produce signals to control the datapath ECE48. 2--7 Recap: The MIPS Formats All MIPS instructions are bits
More informationRecap: The MIPS Subset ADD and subtract EEL Computer Architecture shamt funct add rd, rs, rt Single-Cycle Control Logic sub rd, rs, rt
Recap: The MIPS Subset EEL-47 - Computer Architecture Single-Cycle Logic ADD and subtract add rd, rs, rt sub rd, rs, rt OR Imm: ori rt, rs, imm 2 rs rt rd shamt t bits 5 bits 5 bits 5 bits 5 bits bits
More informationCPU Organization (Design)
ISA Requirements CPU Organization (Design) Datapath Design: Capabilities & performance characteristics of principal Functional Units (FUs) needed by ISA instructions (e.g., Registers, ALU, Shifters, Logic
More informationCPU Design Steps. EECC550 - Shaaban
CPU Design Steps 1. Analyze instruction set operations using independent RTN => datapath requirements. 2. Select set of datapath components & establish clock methodology. 3. Assemble datapath meeting the
More informationCh 5: Designing a Single Cycle Datapath
Ch 5: esigning a Single Cycle path Computer Systems Architecture CS 365 The Big Picture: Where are We Now? The Five Classic Components of a Computer Processor Control Memory path Input Output Today s Topic:
More informationIf you didn t do as well as you d hoped
7/3/5 CS 6C: Great Ideas in Computer Architecture Midterm Results Lecture 2: Single- Cycle CPU, path & Control Part 2 ructor: Sagar Karandikar sagark@eecsberkeleyedu hfp://insteecsberkeleyedu/~cs6c You
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU Datapath Control Part 1
CS 61C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU Datapath Control Part 1 Instructors: Krste Asanovic & Vladimir Stojanovic hfp://inst.eecs.berkeley.edu/~cs61c/ Review
More informationLecture 6 Datapath and Controller
Lecture 6 Datapath and Controller Peng Liu liupeng@zju.edu.cn Windows Editor and Word Processing UltraEdit, EditPlus Gvim Linux or Mac IOS Emacs vi or vim Word Processing(Windows, Linux, and Mac IOS) LaTex
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU Datapath & Control Part 2. Clk
3/3/5 CS 6C: Great Ideas in Computer Architecture (Machine Structures) Single- Cycle CPU path & Control Part 2 ructors: Krste Asanovic & Vladimir Stojanovic hip://inst.eecs.berkeley.edu/~cs6c/ Review:
More informationMidterm I March 3, 1999 CS152 Computer Architecture and Engineering
University of California, Berkeley College of Engineering Computer Science Division EECS Spring 1999 John Kubiatowicz Midterm I March 3, 1999 CS152 Computer Architecture and Engineering Your Name: SID
More informationCS152 Computer Architecture and Engineering Lecture 10: Designing a Single Cycle Control. Recap: The MIPS Instruction Formats
CS52 Computer Architecture and Engineering Lecture : Designing a Single Cycle February 7, 995 Dave Patterson (patterson@cs) and Shing Kong (shing.kong@eng.sun.com) Slides available on http://http.cs.berkeley.edu/~patterson
More informationMajor CPU Design Steps
Datapath Major CPU Design Steps. Analyze instruction set operations using independent RTN ISA => RTN => datapath requirements. This provides the the required datapath components and how they are connected
More information361 multipath..1. EECS 361 Computer Architecture Lecture 10: Designing a Multiple Cycle Processor
36 multipath.. EECS 36 Computer Architecture Lecture : Designing a Multiple Cycle Processor Recap: A Single Cycle Datapath We have everything except control signals (underline) Today s lecture will show
More informationAdding Support for jal to Single Cycle Datapath (For More Practice Exercise 5.20)
Adding Support for jal to Single Cycle Datapath (For More Practice Exercise 5.20) The MIPS jump and link instruction, jal is used to support procedure calls by jumping to jump address (similar to j ) and
More informationCS 61C: Great Ideas in Computer Architecture (Machine Structures) Single Cycle MIPS CPU
CS 6C: Great Ideas in Computer Architecture (Machine Structures) Single Cycle MIPS CPU ructors: Randy H Katz David A PaGerson hgp://insteecsberkeleyedu/~cs6c/sp Spring 2 - - Lecture #8 Parallel Requests
More informationUniversity of California College of Engineering Computer Science Division -EECS. CS 152 Midterm I
Name: University of California College of Engineering Computer Science Division -EECS Fall 996 D.E. Culler CS 52 Midterm I Your Name: ID Number: Discussion Section: You may bring one double-sided pages
More informationDesigning a Multicycle Processor
Designing a Multicycle Processor Arquitectura de Computadoras Arturo Díaz D PérezP Centro de Investigación n y de Estudios Avanzados del IPN adiaz@cinvestav.mx Arquitectura de Computadoras Multicycle-
More informationFull Datapath. CSCI 402: Computer Architectures. The Processor (2) 3/21/19. Fengguang Song Department of Computer & Information Science IUPUI
CSCI 42: Computer Architectures The Processor (2) Fengguang Song Department of Computer & Information Science IUPUI Full Datapath Branch Target Instruction Fetch Immediate 4 Today s Contents We have looked
More informationThe MIPS Processor Datapath
The MIPS Processor Datapath Module Outline MIPS datapath implementation Register File, Instruction memory, Data memory Instruction interpretation and execution. Combinational control Assignment: Datapath
More informationCS 110 Computer Architecture Review Midterm II
CS 11 Computer Architecture Review Midterm II http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides based on UC Berkley's CS61C 1 Midterm II Date:
More informationSingle Cycle CPU Design. Mehran Rezaei
Single Cycle CPU Design Mehran Rezaei What does it mean? Instruction Fetch Instruction Memory clk pc 32 32 address add $t,$t,$t2 instruction Next Logic to generate the address of next instruction The Branch
More informationComputer Science 61C Spring Friedland and Weaver. The MIPS Datapath
The MIPS Datapath 1 The Critical Path and Circuit Timing The critical path is the slowest path through the circuit For a synchronous circuit, the clock cycle must be longer than the critical path otherwise
More informationEECS150 - Digital Design Lecture 10- CPU Microarchitecture. Processor Microarchitecture Introduction
EECS150 - Digital Design Lecture 10- CPU Microarchitecture Feb 18, 2010 John Wawrzynek Spring 2010 EECS150 - Lec10-cpu Page 1 Processor Microarchitecture Introduction Microarchitecture: how to implement
More informationCSE 141 Computer Architecture Summer Session Lecture 3 ALU Part 2 Single Cycle CPU Part 1. Pramod V. Argade
CSE 141 Computer Architecture Summer Session 1 2004 Lecture 3 ALU Part 2 Single Cycle CPU Part 1 Pramod V. Argade Reading Assignment Announcements Chapter 5: The Processor: Datapath and Control, Sec. 5.3-5.4
More informationChapter 4. The Processor. Computer Architecture and IC Design Lab
Chapter 4 The Processor Introduction CPU performance factors CPI Clock Cycle Time Instruction count Determined by ISA and compiler CPI and Cycle time Determined by CPU hardware We will examine two MIPS
More informationECE 361 Computer Architecture Lecture 10: Designing a Multiple Cycle Processor
ECE 6 Computer Architecture Lecture : Designing a Multiple Cycle Processor 6 multipath.. Recap: A Single Cycle Datapath We have everything except control signals (underline) RegDst Today s lecture will
More informationCpE 442. Designing a Multiple Cycle Controller
CpE 442 Designing a Multiple Cycle Controller CPE 442 multicontroller.. Outline of Today s Lecture Recap (5 minutes) Review of FSM control (5 minutes) From Finite State Diagrams to Microprogramming (25
More informationProcessor (I) - datapath & control. Hwansoo Han
Processor (I) - datapath & control Hwansoo Han Introduction CPU performance factors Instruction count - Determined by ISA and compiler CPI and Cycle time - Determined by CPU hardware We will examine two
More informationGuerrilla Session 3: MIPS CPU
CS61C Summer 2015 Guerrilla Session 3: MIPS CPU Problem 1: swai (Sp04 Final): We want to implement a new I- type instruction swai (store word then auto- increment). The operation performs the regular sw
More informationEECS150 - Digital Design Lecture 9- CPU Microarchitecture. Watson: Jeopardy-playing Computer
EECS150 - Digital Design Lecture 9- CPU Microarchitecture Feb 15, 2011 John Wawrzynek Spring 2011 EECS150 - Lec09-cpu Page 1 Watson: Jeopardy-playing Computer Watson is made up of a cluster of ninety IBM
More informationCSCI 402: Computer Architectures. Fengguang Song Department of Computer & Information Science IUPUI. Today s Content
3/6/8 CSCI 42: Computer Architectures The Processor (2) Fengguang Song Department of Computer & Information Science IUPUI Today s Content We have looked at how to design a Data Path. 4.4, 4.5 We will design
More informationECE 361 Computer Architecture Lecture 11: Designing a Multiple Cycle Controller. Review of a Multiple Cycle Implementation
ECE 6 Computer Architecture Lecture : Designing a Multiple Cycle ler 6 multicontroller. Review of a Multiple Cycle Implementation The root of the single cycle processor s problems: The cycle time has to
More informationCENG 3420 Computer Organization and Design. Lecture 06: MIPS Processor - I. Bei Yu
CENG 342 Computer Organization and Design Lecture 6: MIPS Processor - I Bei Yu CEG342 L6. Spring 26 The Processor: Datapath & Control q We're ready to look at an implementation of the MIPS q Simplified
More informationMidterm I October 6, 1999 CS152 Computer Architecture and Engineering
University of California, Berkeley College of Engineering Computer Science Division EECS Fall 1999 John Kubiatowicz Midterm I October 6, 1999 CS152 Computer Architecture and Engineering Your Name: SID
More informationECE468. Computer Organization and Architecture. Designing a Multiple Cycle Processor
ECE68 Computer Organization and Architecture Designing a Multiple Cycle Processor ECE68 multipath.. op 6 Instr RegDst A Single Cycle Processor busw RegWr Main imm6 Instr Rb -bit Registers 6 op RegDst
More informationCENG 3420 Lecture 06: Datapath
CENG 342 Lecture 6: Datapath Bei Yu byu@cse.cuhk.edu.hk CENG342 L6. Spring 27 The Processor: Datapath & Control q We're ready to look at an implementation of the MIPS q Simplified to contain only: memory-reference
More informationCS 152 Computer Architecture and Engineering. Lecture 10: Designing a Multicycle Processor
CS 152 Computer Architecture and Engineering Lecture 1: Designing a Multicycle Processor October 1, 1997 Dave Patterson (http.cs.berkeley.edu/~patterson) lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/
More informationMidterm I March 12, 2003 CS152 Computer Architecture and Engineering
University of California, Berkeley College of Engineering Computer Science Division EECS Spring 2003 John Kubiatowicz Midterm I March 2, 2003 CS52 Computer Architecture and Engineering Your Name: SID Number:
More informationRecap: A Single Cycle Datapath. CS 152 Computer Architecture and Engineering Lecture 8. Single-Cycle (Con t) Designing a Multicycle Processor
CS 52 Computer Architecture and Engineering Lecture 8 Single-Cycle (Con t) Designing a Multicycle Processor February 23, 24 John Kubiatowicz (www.cs.berkeley.edu/~kubitron) lecture slides: http://inst.eecs.berkeley.edu/~cs52/
More informationECE4680. Computer Organization and Architecture. Designing a Multiple Cycle Processor
ECE68 Computer Organization and Architecture Designing a Multiple Cycle Processor ECE68 Multipath. -- op 6 Instr RegDst A Single Cycle Processor busw RegWr Main imm6 Instr Rb -bit Registers 6 op
More informationThe Processor. Z. Jerry Shi Department of Computer Science and Engineering University of Connecticut. CSE3666: Introduction to Computer Architecture
The Processor Z. Jerry Shi Department of Computer Science and Engineering University of Connecticut CSE3666: Introduction to Computer Architecture Introduction CPU performance factors Instruction count
More informationCS3350B Computer Architecture Quiz 3 March 15, 2018
CS3350B Computer Architecture Quiz 3 March 15, 2018 Student ID number: Student Last Name: Question 1.1 1.2 1.3 2.1 2.2 2.3 Total Marks The quiz consists of two exercises. The expected duration is 30 minutes.
More informationECE468 Computer Organization and Architecture. Designing a Multiple Cycle Controller
ECE468 Computer Organization and Architecture Designing a Multiple Cycle Controller ECE468 multicontroller Review of a Multiple Cycle Implementation The root of the single cycle processor s problems: The
More informationEECS 151/251A Fall 2017 Digital Design and Integrated Circuits. Instructor: John Wawrzynek and Nicholas Weaver. Lecture 13 EE141
EECS 151/251A Fall 2017 Digital Design and Integrated Circuits Instructor: John Wawrzynek and Nicholas Weaver Lecture 13 Project Introduction You will design and optimize a RISC-V processor Phase 1: Design
More informationReview: Abstract Implementation View
Review: Abstract Implementation View Split memory (Harvard) model - single cycle operation Simplified to contain only the instructions: memory-reference instructions: lw, sw arithmetic-logical instructions:
More informationPipeline design. Mehran Rezaei
Pipeline design Mehran Rezaei How Can We Improve the Performance? Exec Time = IC * CPI * CCT Optimization IC CPI CCT Source Level * Compiler * * ISA * * Organization * * Technology * With Pipelining We
More information1048: Computer Organization
48: Compter Organization Lectre 5 Datapath and Control Lectre5A - simple implementation (cwli@twins.ee.nct.ed.tw) 5A- Introdction In this lectre, we will try to implement simplified IPS which contain emory
More informationCPE 335 Computer Organization. Basic MIPS Architecture Part I
CPE 335 Computer Organization Basic MIPS Architecture Part I Dr. Iyad Jafar Adapted from Dr. Gheith Abandah slides http://www.abandah.com/gheith/courses/cpe335_s8/index.html CPE232 Basic MIPS Architecture
More informationLaboratory 5 Processor Datapath
Laboratory 5 Processor Datapath Description of HW Instruction Set Architecture 16 bit data bus 8 bit address bus Starting address of every program = 0 (PC initialized to 0 by a reset to begin execution)
More informationChapter 4. The Processor
Chapter 4 The Processor Introduction CPU performance factors Instruction count Determined by ISA and compiler CPI and Cycle time Determined by CPU hardware 4.1 Introduction We will examine two MIPS implementations
More informationThe overall datapath for RT, lw,sw beq instrucution
Designing The Main Control Unit: Remember the three instruction classes {R-type, Memory, Branch}: a) R-type : Op rs rt rd shamt funct 1.src 2.src dest. 31-26 25-21 20-16 15-11 10-6 5-0 a) Memory : Op rs
More informationCS 61C Summer 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control)
CS 61C Summer 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control) 1) If this exam were a CPU, you d be halfway through the pipeline (Sp15 Final) We found that the instruction fetch and memory stages
More informationMidterm I March 1, 2001 CS152 Computer Architecture and Engineering
University of California, Berkeley College of Engineering Computer Science Division EECS Spring 200 John Kubiatowicz Midterm I March, 200 CS52 Computer Architecture and Engineering Your Name: SID Number:
More informationECE4680. Computer Organization and Architecture. Designing a Multiple Cycle Processor
ECE468 Computer Organization and Architecture Designing a Multiple Cycle Processor ECE468 Multipath. -- Start X:4 op 6 Instr RegDst A Single Cycle Processor busw RegWr Clk Main imm6 Instr Rb -bit
More informationLecture 7 Pipelining. Peng Liu.
Lecture 7 Pipelining Peng Liu liupeng@zju.edu.cn 1 Review: The Single Cycle Processor 2 Review: Given Datapath,RTL -> Control Instruction Inst Memory Adr Op Fun Rt
More informationCSE140: Components and Design Techniques for Digital Systems
CSE4: Components and Design Techniques for Digital Systems Tajana Simunic Rosing Announcements and Outline Check webct grades, make sure everything is there and is correct Pick up graded d homework at
More informationCS 61C Fall 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control)
CS 61C Fall 2016 Guerrilla Section 4: MIPS CPU (Datapath & Control) 1) If this exam were a CPU, you d be halfway through the pipeline (Sp15 Final) We found that the instruction fetch and memory stages
More informationTruth Table! Review! Use this table and techniques we learned to transform from 1 to another! ! Gate Diagram! Today!
CS61C L17 Combinational Logic Blocks and Intro to CPU Design (1)! inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 17 Combinational Logic Blocks and Intro to CPU Design 2010-07-20!!!Instructor
More informationChapter 4. The Processor
Chapter 4 The Processor Introduction CPU performance factors Instruction count Determined by ISA and compiler CPI and Cycle time Determined by CPU hardware We will examine two MIPS implementations A simplified
More informationCS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #18 Introduction to CPU Design 2007-7-25 Scott Beamer, Instructor CS61C L18 Introduction to CPU Design (1) What about overflow? Consider
More informationMulti-cycle Approach. Single cycle CPU. Multi-cycle CPU. Requires state elements to hold intermediate values. one clock cycle or instruction
Multi-cycle Approach Single cycle CPU State element Combinational logic State element clock one clock cycle or instruction Multi-cycle CPU Requires state elements to hold intermediate values State Element
More informationCOMPUTER ORGANIZATION AND DESIGN. The Hardware/Software Interface. Chapter 4. The Processor: A Based on P&H
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface Chapter 4 The Processor: A Based on P&H Introduction We will examine two MIPS implementations A simplified version A more realistic pipelined
More informationELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 4: Datapath and Control
ELEC 52/62 Computer Architecture and Design Spring 217 Lecture 4: Datapath and Control Ujjwal Guin, Assistant Professor Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849
More informationECE4680 Computer Organization and Architecture. Designing a Pipeline Processor
ECE468 Computer Organization and Architecture Designing a Pipeline Processor Pipelined processors overlap instructions in time on common execution resources. ECE468 Pipeline. 22-4-3 Start X:4 Branch Jump
More informationLecture 3: The Processor (Chapter 4 of textbook) Chapter 4.1
Lecture 3: The Processor (Chapter 4 of textbook) Chapter 4.1 Introduction Chapter 4.1 Chapter 4.2 Review: MIPS (RISC) Design Principles Simplicity favors regularity fixed size instructions small number
More informationThe Processor: Datapath and Control. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
The Processor: Datapath and Control Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Introduction CPU performance factors Instruction count Determined
More information