PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.
|
|
- Erik Flynn
- 5 years ago
- Views:
Transcription
1 Set No. 1 IV B.Tech I Semester Supplementary Examinations, March COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks: 70 PART A (22 Marks) 1. a) Convert the number (7654) 8 to hexadecimal. b) Write about Reduced Instruction Set Computer. c) Define micro program. d) Write about virtual memory. e) Define source -initiated transfer using handshaking. f) Define cache coherence. PART B (3x16 = 48 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. b) Explain any two ways of adding decimal numbers. 3. a) Discuss about stack organization of memory. Give its applications. b) Briefly write about instruction codes. 4. a) A computer has 16 registers, an ALU with 32 operations and a shifter with eight operations, all connected to a common bus i) Formulate a control word for a micro operation ii) Specify the number of bits in each field of control word and give a general encoding scheme [10] b) Differentiate hard wired control unit and micro programmed control unit. [6] 5. a) Explain Set Associative mapping for organizing cache memory. b) Consider the following reference string: , apply FIFO page replacement algorithm and calculate number of page faults by considering 3 frames. 6. a) Differentiate Isolated I/O and memory mapped I/O. b) Explain daisy chain priority interrupt. 7. a) Write in detail about inter processor communication and synchronization. b) Explain the concept of pipelining for floating - point addition and subtraction. '' '' '' ''' '
2 Set No. 1 IV B.Tech I Semester Regular Examinations, November COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks: 70 PART A (22 Marks) 1. a) Write the structure of buses used in computer system? b) List out the typical logical and bit manipulation instructions. c) Write about the fetch routine in symbolic microinstructions. d) Differentiate logical and physical address representations. e) Write about first-in and first-out buffers in asynchronous data transfer. f) What is inter- process arbitration? PART B (3x16 = 48 Marks) 2. a) Explain various number systems and number representations used in system. b) Dividend A=01110 Divisor B= Explain flowchart for divide operation. 3. a) What is the purpose of addressing modes? Explain various addressing mode techniques. b) Design and explain 4-bit adder-subtractor and 4-bit arithmetic circuit to perform addition and subtraction using full adders. 4. a) Explain micro sequencer organization with a neat sketch. b) Discuss the following: Computer configuration for micro program, Symbolic micro program and binary micro program. 5. a) Explain Cache memory organization with Associative mapping? Explain how it improves the memory access time? b) What is the need for replacement? Explain various cache block replacement algorithms. 6. a) Show internal configuration of a DMA controller diagrammatically and explain how it s working. b) Explain about Prioritized Interrupts and interrupts cycle. 7. a) Write about i) No-operations ii) instruction reordering iii) annulling b) What is cache coherence problem? Explain various protocols to handle it.
3 Set No. 2 IV B.Tech I Semester Regular Examinations, November COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks: 70 PART A (22 Marks) 1. a) How to estimate the performance of software? b) What is high impedance state in bus buffer? c) Explain the format of micro instruction. d) What is segmented page mapping? e) Write about parallel priority interrupts. f) List out the typical characteristic of multiprocessors. PART B (3x16 = 48 Marks) 2. a) Perform the subtraction of Unsigned numbers using 10 s and 2 s compliment. Give at least two examples. b) Explain the process of multiplying binary integers with Booth s algorithm. 3. a) Define micro-operation and explain the four Basic types of shift micro-operation and their variants. b) Consider the arithmetic statement X= (A+B)*(C+D). Explain the influence of number of addresses on computer program. 4. a) Explain the organizations of micro programmed control unit with neat sketch. b) What is address sequencing? Explain the conditional branching and mapping of instruction in it. 5. a) Explain Cache with Set-Associative and direct mapping. Assume your own example address and explain. b) Explain how memory management unit provides memory protection. 6. a) Explain Types of Interrupts with an example for each. b) Explain with a neat diagram, system configuration incorporating an I/O processor. 7. a) Explain how to resolve branch conflicts in Instruction pipeline. b) Discuss various inter connection structures available for multiprocessor systems.
4 Set No. 3 IV B.Tech I Semester Regular Examinations, November COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks: 70 PART A (22 Marks) 1. a) What is fixed point representation? b) How to specify the internal organization of a digital computer? c) Write short notes on conditional branching. d) Define pages, blocks and page frames. e) What is data transparency? f) Define delayed load and delayed branch. PART B (3x16 = 48 Marks) 2. a) Convert the (256) 10 into following codes i) Binary Coded Decimal (BCD) ii) Excess 3 codes iii) Gray code iv) Reflected Code b) Explain addition and subtraction algorithms for data represented in signedmagnitude and signed 2 s compliment. 3. a) Explain the following with respect to stack organization i) Register stack ii) Stack Operations iii) Reverse Polish Notation [9] b) With neat sketch explain the design of control unit of basic computer. [7] 4. a) Write the format of the micro instruction and micro operations for the control memory. b) Explain the mapping from instruction code to micro instruction address. Give the first micro instruction for the 0010, 1011 and a) Explain how the logical address is translated into physical address in paging. [10] b) Explain the relationship between address and memory space in virtual memory system. [6] 1 of 2
5 Set No a) Explain the following with respect to serial communication: Character oriented protocol and Bit Oriented protocol. b) What are the handshaking signals? Explain handshake control of data transfer during input and output operations. 7. Write short notes on the following a) Parallel Arbitration b) Matrix multiplication using vector processing. c) RS232 serial Interface. [5] [5] [6] 2 of 2
6 Set No. 4 IV B.Tech I Semester Regular Examinations, November COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks: 70 PART A (22 Marks) 1. a) Write about alphanumeric codes. b) What is register-reference instruction? c) What is the role of control memory in micro programmed control? d) What is content addressable memory? e) Differentiate isolated I/O and Memory mapped I/O. f) Write short notes on three segment instruction pipeline. PART B (3x16 = 48 Marks) 2. a) How to represent the signed integer numbers? Perform arithmetic addition and subtraction using 2 s compliment. In this how to handle overflow? b) Multiplicand B=10111, Multiplier A= Explain the hardware implementation and algorithm for multiply operation. 3. a) Explain the complete design of simple system to implement RTL code using direct connections, bus and tri-state buffers. b) What are the different phases a basic computer instruction cycle consists? Explain instruction cycle with flowchart. 4. a) Explain the design of control unit. How to decode the micro operation fields? Explain the process. b) Write the differences between hardwired control and micro programmed control? Is it possible to have a hardwired control associated with a control memory? 2 of 2
7 Set No a) Explain Cache with associative and two way Set- Associative mapping with a line size of 4 bytes. [10] b) What are the techniques used to write Data into the Cache? [6] 6. a) Explain different types of I/O communication techniques with merits and demerits. b) What is the need for I/O Processor? Explain the working style of I/O processor. 7. a) Explain different physical forms available to establish inter-connection between various functional units in multiprocessor systems. b) With neat sketch explain Time Shared Common Bus Organization and also discuss its merits and demerits. 2 of 2
8 Set No. 1 IV B.Tech I Semester Regular/Supplementary Examinations, October/November COMPUTER ARCHITECTURE AND ORGANIZATION (Common to Electronics and Communication Engineering and Electronics and Time: 3 hours Max. Marks: 70 PART A(22 Marks) 1. a) b) c) d) e) f) Describe about memory unit. Discuss various types of Interrupts. Define Microinstruction. What do you mean by content addressable memory? What is the difference between isolated I/O and memory mapped I/O? What are the advantages and disadvantages of each? What do you mean by delayed load? [5] [2] PART B(3x16 = 48 Marks) 2. a) Distinguish between fixed point representation and floating point representation. b) Represent the number (+46.5)10 as a floating-point binary number with 24 bits. The normalized fraction mantissa has 16 bits and the exponent has 8 bits. 3. a) What are the basic differences among a branch instruction, a call subroutine instruction, and program interrupt? b) Construct a bidirectional shift register with parallel load and give the function table of the circuit. 4. a) Give an overview of address sequencing in microprogrammed control unit. b) Formulate a mapping procedure that provides eight consecutive microinstructions for each routing. The operation code has six bits and the control memory has 2048 words. 5. a) Explain the functionalities of memory management hardware. b) Explain various mapping procedures of cache memory with an example. 6. a) Demonstrate how communication proceeds between CPU and IOP. b) Explain in detail various I/O modes of transfer. 7. a) Illustrate arithmetic pipeline with an example. b) Derive speedup achieved by a pipeline unit over a non-pipeline unit. '' ' '' ''' '
9 Set No. 2 IV B.Tech I Semester Regular/Supplementary Examinations, October/November COMPUTER ARCHITECTURE AND ORGANIZATION (Common to Electronics and Communication Engineering and Electronics and Time: 3 hours Max. Marks: 70 PART A(22 Marks) 1. a) b) c) d) e) f) Describe about Arithmetic Logic Unit. Describe the basic Instruction format. Define Micro-operation. What is the purpose of cache memory? Define cycle stealing. Write about Pipeline conflicts. PART B(3x16 = 48 Marks) 2. a) Demonstrate the procedure for obtaining product-of-sums using k-maps. b) Define (r 1) s complement and r s complement. 3. a) Give the major characteristics of RISC and CISC architectures. b) What are addressing modes? Give an overview of the addressing modes. 4. a) Distinguish between microprogrammed and hardwired control unit. b) What are the microinstructions needed for the fetch routine? Explain. 5. a) A computer employs RAM chips of and ROM chips of size Extend the memory system to 4096 bytes of RAM and 4096 bytes of RAM. List the memory address map and indicate what size decoders are needed. b) Demonstrate with an example address mapping using pages. 6. a) Design parallel priority interrupt hardware for a system with eight interrupt sources. b) What is direct memory transfer? Give an overview and the block diagram of a DMA controller. 7. a) Illustrate with an example hardware implementation of division algorithm. b) What are the pipeline conflicts that cause the instruction pipeline to deviate from its normal operation? '' ' '' ''' '
10 Set No. 3 IV B.Tech I Semester Regular/Supplementary Examinations, October/November COMPUTER ARCHITECTURE AND ORGANIZATION (Common to Electronics and Communication Engineering and Electronics and Time: 3 hours Max. Marks: 70 PART A(22 Marks) 1. a) Describe about control unit. b) Describe the phases of instruction cycle briefly. [5] c) Define microprogram. d) What do you mean by bootstrap loader? e) What do you mean by vectored interrupt? f) Write about delayed branch. PART B(3x16 = 48 Marks) 2. a) Describe fixed point representation and floating point representation. b) Give an overview of the basic functional units and bus structures of a computer. 3. a) An 8-bit register contains the binary value What is the register value after arithmetic shift right? Starting from the initial number , determine the register value after an arithmetic shift left, and state whether there is an overflow b) Give few examples of external interrupts and few examples of internal interrupts. What is the difference between a software interrupt and subroutine call. 4. a) What are main types of control units? Explain briefly. b) Give the block diagram of a control memory and the associated hardware needed for selecting the next micro-instruction address. 5. a) Suppose that the processor has access to two levels of memory. Level 1 contains 1000 words and has an access time of 0.01 µs; level 2 contains 1,00,000 words and has an access time of 0.1µs. Assume that if a word to be accessed is in level 1, then the processor accesses it directly. If it is in level 2, then the word is first transferred to level 1 and then accessed by the processor. Suppose, we ignore the time required to determine whether the word is in level 1 or level 2 and 95% of the memory accesses are found in the cache, then what is the average access time of a word. b) What is cache memory? What are its advantages? Explain. 6. a) Demonstrate interrupt-initiated I/O. b) Explain the functionalities of an IOP interface unit. 7. a) Illustrate with an example an instruction pipeline. b) Illustrate with an example Booth multiplication algorithm. '' ' '' ''' '
11 Set No. 4 IV B.Tech I Semester Regular/Supplementary Examinations, October/November COMPUTER ARCHITECTURE AND ORGANIZATION (Common to Electronics and Communication Engineering and Electronics and Time: 3 hours Max. Marks: 70 PART A(22 Marks) 1. a) Distinguish among computer organization and computer architecture. b) What do you mean by register transfer language? What are the uses of register transfer language? c) Define Microcode. d) What do you mean by associative memory? Give applications of associative memory. e) What do you mean by multiprogramming? f) Describe about MIMD. [5] PART B(3x16 = 48 Marks) 2. a) Illustrate with examples fixed point representation and floating point representation. b) Give an overview of the performance measurement of computers. 3. a) Using a 4-bit counter with parallel load and a 4-bit adder, draw a block diagram that shows how to implement the following statements: x: R1 R1+R2 Add R2 to R1 x'y: R1 R1+1 Increment R1 where R1 is a counter with parallel load and R2 is a 4-bit register b) Explain the functionalities and applications of the following: i. Decoders ii. Encoders iii. Multiplexers iv. De-multiplexers 4. a) What is the difference between a microprocessor and microprogram? Is it possible to design a microprocessor? b) Explain how address sequencing is done in a microprogrammed control unit. 5. a) Demonstrate logical to physical address mapping using segmented-paging. b) What is virtual memory? Explain. 6. a) Give an overview of parallel priority interrupt hardware. b) Demonstrate the mechanism of DMA. 7. a) Illustrate with an example an arithmetic pipeline. b) Give the flowchart of addition and subtraction of two floating-point binary numbers. '' ' '' ''' '
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationINTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I
UNIT-I 1. List and explain the functional units of a computer with a neat diagram 2. Explain the computer levels of programming languages 3. a) Explain about instruction formats b) Evaluate the arithmetic
More informationCourse Description: This course includes concepts of instruction set architecture,
Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes
More informationJNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]
Code No: 09A50402 R09 Set No. 2 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15] 2. (a) Discuss asynchronous serial transfer concept? (b) Explain in
More informationComputer Organisation CS303
Computer Organisation CS303 Module Period Assignments 1 Day 1 to Day 6 1. Write a program to evaluate the arithmetic statement: X=(A-B + C * (D * E-F))/G + H*K a. Using a general register computer with
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:
More informationMaanavaN.Com CS1202 COMPUTER ARCHITECHTURE
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB CODE / SUBJECT: CS1202/COMPUTER ARCHITECHTURE YEAR / SEM: II / III UNIT I BASIC STRUCTURE OF COMPUTER 1. What is meant by the stored program
More informationSYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION Difference between Computer Organization and Architecture, RTL Notation, Common Bus System using
More informationUNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a
UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a computer? 3. What is the use of buffer register? 4. Define
More informationCS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY
CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Sub. Code & Name: CS2253 Computer organization and architecture Year/Sem
More informationSRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR
SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : M.Sc CST Total Hours : 50 Subject Name : Computer Architecture
More informationQUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture
UNIT-I 1. Write the basic functional units of computer? (Nov/Dec 2014) 2. What is a bus? What are the different buses in a CPU? 3. Define multiprogramming? 4.List the basic functional units of a computer?
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationComputer organization and architecture UNIT-I 2 MARKS
Computer organization and architecture UNIT-I 1. What are the functional units? 2. what is meant by input unit? 3. What is meant by memory unit? 4. What are the operations in ALU? 5. What is meant by output
More information2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]
Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.
More informationPESIT Bangalore South Campus
INTERNAL ASSESSMENT TEST III Date : 21/11/2017 Max Marks : 40 Subject & Code : Computer Organization (15CS34) Semester : III (A & B) Name of the faculty: Mrs. Sharmila Banu Time : 11.30 am 1.00 pm Answer
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationM. C. A. (Second Semester) Theory Examination,
M. C. A. (Second Semester) Theory Examination, 2010-11 COMPUTER ORGANIZATION Time: 3 Hours} [Total Marks: 100 Note: This paper is in three Sections. Section-A carries 20 marks. ',Section-B carries 30 marks
More information1. Draw general diagram of computer showing different logical components (3)
Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the
More informationUNIT-II. Part-2: CENTRAL PROCESSING UNIT
Page1 UNIT-II Part-2: CENTRAL PROCESSING UNIT Stack Organization Instruction Formats Addressing Modes Data Transfer And Manipulation Program Control Reduced Instruction Set Computer (RISC) Introduction:
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
COMPUTER ORGANIZATION AND ARCHITECTURE For COMPUTER SCIENCE COMPUTER ORGANIZATION. SYLLABUS AND ARCHITECTURE Machine instructions and addressing modes, ALU and data-path, CPU control design, Memory interface,
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital
Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in
More information1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More informationChapter 4. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationUNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS
UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS (09 periods) Computer Arithmetic: Data Representation, Fixed Point Representation, Floating Point Representation, Addition and
More informationDarshan Institute of Engineering & Technology for Diploma Studies Unit - 1
Darshan Institute of Engineering & Technology for Diploma Studies Unit - 1 1. Draw and explain 4 bit binary arithmetic or adder circuit diagram. A binary parallel adder is digital function that produces
More informationUNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN
UNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN Data representation: Data types, complements, fixed point representation, floating-point representation, other binary codes, error
More information(+A) + ( B) + (A B) (B A) + (A B) ( A) + (+ B) (A B) + (B A) + (A B) (+ A) (+ B) + (A - B) (B A) + (A B) ( A) ( B) (A B) + (B A) + (A B)
COMPUTER ARITHMETIC 1. Addition and Subtraction of Unsigned Numbers The direct method of subtraction taught in elementary schools uses the borrowconcept. In this method we borrow a 1 from a higher significant
More informationPIPELINE AND VECTOR PROCESSING
PIPELINE AND VECTOR PROCESSING PIPELINING: Pipelining is a technique of decomposing a sequential process into sub operations, with each sub process being executed in a special dedicated segment that operates
More informationHonorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore
COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science
More informationM. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60
M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four
More informationChapter 4. Combinational Logic
Chapter 4. Combinational Logic Tong In Oh 1 4.1 Introduction Combinational logic: Logic gates Output determined from only the present combination of inputs Specified by a set of Boolean functions Sequential
More informationECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationII/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.
14CS IT302 November,2016 II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Discrete Mathematical Structures (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a (Pv~P) is
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer Outline Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution. Understand a simple
More informationComputer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University
Computer Architecture: Part V First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Addition and Subtraction Multiplication Algorithm Array Multiplier Peripheral
More informationCHW 261: Logic Design
CHW 261: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed14 http://bu.edu.eg/staff/ahmedshalaby14# Slide 1 Slide 2 Slide 3 Digital Fundamentals CHAPTER
More informationCOURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators
COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization
More informationComputer Architecture Programming the Basic Computer
4. The Execution of the EXCHANGE Instruction The EXCHANGE routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction.
More informationQUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationEC 6504 MICROPROCESSOR AND MICROCONTROLLER
DEPARTMENTOFELECTRONICS&COMMUNICATIONENGINEERING EC 6504 MICROPROCESSOR AND MICROCONTROLLER UNIT I THE 8086 MICROPROCESSOR PARTA 1. What is microprocessor? What is the difference between a MP and CPU?
More informationMICROPROGRAMMED CONTROL
MICROPROGRAMMED CONTROL Hardwired Control Unit: When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired. Micro programmed
More informationb) Write basic performance equation.
1. a) What is use of buffers? Ans: The Buffer Register prevents the high speed processor from being locked to a slow I/O device during a sequence of data transfer or reduces speed mismatch between faster
More informationII/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017
CSE/IT 223 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 Second Semester CSE/IT COMPUTER ORGANIZATION Time: Three Hours Answer Question No.1
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer 4.2 CPU Basics The computer s CPU fetches, decodes, and executes program instructions. The two principal parts of the CPU are the datapath and the control unit.
More informationCHAPTER 4 MARIE: An Introduction to a Simple Computer
CHAPTER 4 MARIE: An Introduction to a Simple Computer 4.1 Introduction 177 4.2 CPU Basics and Organization 177 4.2.1 The Registers 178 4.2.2 The ALU 179 4.2.3 The Control Unit 179 4.3 The Bus 179 4.4 Clocks
More informationClass Notes. Dr.C.N.Zhang. Department of Computer Science. University of Regina. Regina, SK, Canada, S4S 0A2
Class Notes CS400 Part VI Dr.C.N.Zhang Department of Computer Science University of Regina Regina, SK, Canada, S4S 0A2 C. N. Zhang, CS400 83 VI. CENTRAL PROCESSING UNIT 1 Set 1.1 Addressing Modes and Formats
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION. Operation Add Magnitudes Subtract Magnitudes (+A) + ( B) + (A B) (B A) + (A B)
Computer Arithmetic Data is manipulated by using the arithmetic instructions in digital computers. Data is manipulated to produce results necessary to give solution for the computation problems. The Addition,
More informationECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014
Problem 1 (4 parts, 21 points) Encoders and Pass Gates Part A (8 points) Suppose the circuit below has the following input priority: I 1 > I 3 > I 0 > I 2. Complete the truth table by filling in the input
More informationR a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method
SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What
More informationECE 341 Midterm Exam
ECE 341 Midterm Exam Time allowed: 75 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (8 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a) A
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 153) Pass Marks: 24
Prepared By ASCOL CSIT 2070 Batch Institute of Science and Technology 2065 Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 153) Pass
More informationUNIT 2 PROCESSORS ORGANIZATION CONT.
UNIT 2 PROCESSORS ORGANIZATION CONT. Types of Operand Addresses Numbers Integer/floating point Characters ASCII etc. Logical Data Bits or flags x86 Data Types Operands in 8 bit -Byte 16 bit- word 32 bit-
More informationEASWARI ENGINEERING COLLEGE DEPARTMENT OF ELECTRONICS AND COMMUNICATION QUESTION BANK - V SEMESTER ECE EC2304 MICROPROCESSORS AND MICROCONTROLLERS UNIT I 1. When the 8086 processor is in minimum mode and
More informationMicro-Operations. execution of a sequence of steps, i.e., cycles
Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between
More informationS.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING
S.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK Subject Code : EC307 Subject Name : Microprocessor and Interfacing Year & Sem : III Year, V Sem
More informationD I G I T A L C I R C U I T S E E
D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,
More informationTYPICAL QUESTIONS & ANSWERS
TYPICAL QUESTIONS & ANSWERS PART-I Each Question carries 2 marks. OBJECTIVE TYPE QUESTIONS Choose the correct or best alternative in the following: Q.1 In Reverse Polish notation, expression A*B+C*D is
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF COMPUTER SCIENCE ENGINEERING EC6504 MICROPROCESSOR AND MICROCONTROLLER YEAR / SEMESTER: II / IV ACADEMIC YEAR: 2015-2016 (EVEN
More informations complement 1-bit Booth s 2-bit Booth s
ECE/CS 552 : Introduction to Computer Architecture FINAL EXAM May 12th, 2002 NAME: This exam is to be done individually. Total 6 Questions, 100 points Show all your work to receive partial credit for incorrect
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationCOURSE FILE COMPUTER ORGANIZATION. IV B.Tech. - I Semester. Department of Computer Science and Engineering
COURSE FILE COMPUTER ORGANIZATION IV B.Tech. - I Semester Department of Computer Science and Engineering GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN www.gvpcew.ac.in(approved by AICTE & Affiliated
More informationAC58/AT58 COMPUTER ORGANIZATION DECEMBER Q2 (a) With the help of diagram explain the different functional units of a Computer?
Q2 (a) With the help of diagram explain the different functional units of a Computer? Answer: A computer consists of five functionally independent units, namely: input, memory, arithmetic and logic (ALU)
More informationChapter 4. Chapter 4 Objectives. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationOrganisasi Sistem Komputer
LOGO Organisasi Sistem Komputer OSK 8 Aritmatika Komputer 1 1 PT. Elektronika FT UNY Does the calculations Arithmetic & Logic Unit Everything else in the computer is there to service this unit Handles
More informationLecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit
Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally
More informationChapter 10 - Computer Arithmetic
Chapter 10 - Computer Arithmetic Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 10 - Computer Arithmetic 1 / 126 1 Motivation 2 Arithmetic and Logic Unit 3 Integer representation
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationTotal No. of Questions :09] [Total No. of Pages : 02. II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC Second Semester CSE/IT DBMS
CSE/IT 224 (CR) Total No. of Questions :09] [Total No. of Pages : 02 Time: Three Hours II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC- 2015 Second Semester CSE/IT DBMS Answer Question NO.1 Compulsory Answer
More informationInstruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU
Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various
More informationASSEMBLY LANGUAGE MACHINE ORGANIZATION
ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction
More informationIntroduction to Computers - Chapter 4
Introduction to Computers - Chapter 4 Since the invention of the transistor and the first digital computer of the 1940s, computers have been increasing in complexity and performance; however, their overall
More informationBlog -
. Instruction Codes Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc) Modern processor is a very complex device It contains Many
More informationPREPARED BY: S.SAKTHI, AP/IT
CHETTINAD COLLEGE OF ENGINEERING & TECHNOLOGY DEPARTMENT OF EIE CS6303 COMPUTER ARCHITECTURE (5 th semester)-regulation 2013 16 MARKS QUESTION BANK WITH ANSWER KEY UNIT I OVERVIEW & INSTRUCTIONS 1. Explain
More informationCS 5803 Introduction to High Performance Computer Architecture: Arithmetic Logic Unit. A.R. Hurson 323 CS Building, Missouri S&T
CS 5803 Introduction to High Performance Computer Architecture: Arithmetic Logic Unit A.R. Hurson 323 CS Building, Missouri S&T hurson@mst.edu 1 Outline Motivation Design of a simple ALU How to design
More informationCo-processor Math Processor. Richa Upadhyay Prabhu. NMIMS s MPSTME February 9, 2016
8087 Math Processor Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu February 9, 2016 Introduction Need of Math Processor: In application where fast calculation is required Also where there
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More informationUPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess
More informationCOMPUTER STRUCTURE AND ORGANIZATION
COMPUTER STRUCTURE AND ORGANIZATION Course titular: DUMITRAŞCU Eugen Chapter 4 COMPUTER ORGANIZATION FUNDAMENTAL CONCEPTS CONTENT The scheme of 5 units von Neumann principles Functioning of a von Neumann
More informationComputer Organization and Architecture (CSCI-365) Sample Final Exam
Computer Organization and Architecture (CSCI-365) Sample Final Exam NAME: STUDENT NUMBER 1. Consider a computer system with 64Kbytes main memory and 256bytes cache. If we assume the cache line size is
More informationThe von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.
IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session
More informationECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014
Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationScheme G. Sample Test Paper-I
Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable
More informationCS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS PART A
CS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS 1. Define Computer Architecture 2. Define Computer H/W 3. What are the functions of control unit? 4. 4.Define Interrupt 5. What are the uses
More informationDigital System Design Using Verilog. - Processing Unit Design
Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register
More informationData Representation and Architecture Modeling Year 1 Exam preparation
1 BINARY SYSTEM Data Representation and Architecture Modeling Year 1 Exam preparation 1 Binary system you need to be able to understand and convert numbers between the following different notations: decimal
More informationId Question Microprocessor is the example of architecture. A Princeton B Von Neumann C Rockwell D Harvard Answer A Marks 1 Unit 1
Question Microprocessor is the example of architecture. Princeton Von Neumann Rockwell Harvard nswer Question bus is unidirectional. ata ddress ontrol None of these nswer Question Use of isolates PU form
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationChapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics
Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.
More informationChapter 17. Microprogrammed Control. Yonsei University
Chapter 17 Microprogrammed Control Contents Basic Concepts Microinstruction Sequencing Microinstruction Execution TI 8800 Applications of Microprogramming 17-2 Introduction Basic Concepts An alternative
More information