Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Chip Errata for the MB96300/MB96600 Series MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller"

Transcription

1 September 20, 2012 Chip Errata for the MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller This document describes the errata for the MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller. Compare this document to the device s data sheet for a complete functional description. Contact your local Cypress Sales Representative if you have questions. Part Numbers Affected Problem Description This Customer information replaces CI E-MOVS_Overlap Part Number 16FXFL0049 (included in CI E-V32-MB96300_List_of_functional_limitations.pdf) CI This limitation describes a deviation from the instruction execution rule of the CPU (MOVS/I and MOVSW/I instruction) in rare special cases. If the source and destination areas are overlapping, the instructions MOVS/I and MOVSW/I may show different behaviour with respect to the instruction execution rules. The effect depends on the condition, if or a bank register is changed short before the execution. In case the source and destination area is not overlapping, the result of the execution is not affected. The C compiler will not generate code, which could produce such a deviation from the execution rule. It is also very unlikely to find such a sequence in normal written assembler code. However, the possibility exists for such a scenario and depends on special usage. Problem Conditions Problem may occur if all of the following conditions are met Instruction MOVS/I or MOVSW/I is used Source and destination address overlap or a bank register is changed short before execution of MOVS/I resp. MOVSW/I Cypress Semiconductor Corporation 198 Champion Court San Jose, CA April 23, 2016 Document No Rev. *A 1

2 Affected Devices Series Product name MB96300 Series EVA chip MB96V300, MB96V300B, MB96V300C MB96310 MB96F313ASA, MB96F313ASB, MB96F313AWA, MB96F313AWB, MB96F313RSA, MB96F313RSB, MB96F313RWA, MB96F313RWB, MB96F313YSA, MB96F313YSB, MB96F313YWA, MB96F313YWB, MB96F315ASA, MB96F315ASB, MB96F315AWA, MB96F315AWB, MB96F315RSA, MB96F315RSB, MB96F315RWA, MB96F315RWB, MB96F315YSA, MB96F315YSB, MB96F315YWA, MB96F315YWB MB96320 MB96F326ASA, MB96F326ASB, MB96F326AWA, MB96F326AWB, MB96F326RSA, MB96F326RSB, MB96F326RWA, MB96F326RWB, MB96F326YSA, MB96F326YSB, MB96F326YWA, MB96F326YWB MB96330 MB96F336USA, MB96F336UWA, MB96F338RSA, MB96F338RWA, MB96F338USA, MB96F338UWA, MB96F338YSA, MB96F338YWA MB96340 MB96345RSA, MB96345RWA, MB96345YSA, MB96345YWA, MB96346RSA, MB96346RWA, MB96346YSA, MB96346YWA, MB96F345DSA, MB96F345DSB, MB96F345DWA, MB96F345DWB, MB96F345FSA, MB96F345FSB, MB96F345FWA, MB96F345FWB, MB96F346ASA, MB96F346ASB, MB96F346ASC, MB96F346AWA, MB96F346AWB, MB96F346AWC, MB96F346RSA, MB96F346RSB, MB96F346RSC, MB96F346RWA, MB96F346RWB, MB96F346RWC, MB96F346YSA, MB96F346YSB, MB96F346YSC, MB96F346YWA, MB96F346YWB, MB96F346YWC, MB96F347ASA, MB96F347ASB, MB96F347ASC, MB96F347AWA, MB96F347AWB, MB96F347AWC, MB96F347RSA, MB96F347RSB, MB96F347RSC, MB96F347RWA, MB96F347RWB, MB96F347RWC, MB96F347YSA, MB96F347YSB, MB96F347YSC, MB96F347YWA, MB96F347YWB, MB96F347YWC, MB96F348ASA, MB96F348ASB, MB96F348ASC, MB96F348AWA, MB96F348AWB, MB96F348AWC, MB96F348CSA, MB96F348CSB, MB96F348CSC, MB96F348CWA, MB96F348CWB, MB96F348CWC, MB96F348HSA, MB96F348HSB, MB96F348HSC, MB96F348HWA, MB96F348HWB, MB96F348HWC, MB96F348RSA, MB96F348RSB, MB96F348RSC, MB96F348RWA, MB96F348RWB, MB96F348RWC, MB96F348TSA, MB96F348TSB, MB96F348TSC, MB96F348TWA, MB96F348TWB, MB96F348TWC, MB96F348YSA, MB96F348YSB, MB96F348YSC, MB96F348YWA, MB96F348YWB, MB96F348YWC MB96350 MB96F353ASA, MB96F353ASB, MB96F353AWA, MB96F353AWB, MB96F353RSA, MB96F353RSB, MB96F353RWA, MB96F353RWB, MB96F353YSA, MB96F353YSB, MB96F353YWA, MB96F353YWB, MB96F355ASA, MB96F355ASB, MB96F355AWA, MB96F355AWB, MB96F355RSA, MB96F355RSB, MB96F355RWA, MB96F355RWB, MB96F355YSA, MB96F355YSB, MB96F355YWA, MB96F355YWB, MB96F356ASA, MB96F356ASB, MB96F356AWA, MB96F356AWB, MB96F356RSA, MB96F356RSB, MB96F356RWA, MB96F356RWB, MB96F356YSA, MB96F356YSB, MB96F356YWA, MB96F356YWB MB96370 MB96375RSA, MB96375RWA, MB96F378HSA, MB96F378HSB, MB96F378HWA, MB96F378HWB, MB96F378TSA, MB96F378TSB, MB96F378TWA, MB96F378TWB, MB96F379RSA, MB96F379RSB, MB96F379RWA, MB96F379RWB, MB96F379YSA, MB96F379YSB, MB96F379YWA, MB96F379YWB April 23, 2016 Document No Rev. *A 2

3 Series Product name MB96380 MB96384RSA, MB96384RSB, MB96384RSC, MB96384RWA, MB96384RWB, MB96384RWC, MB96384YSA, MB96384YSB, MB96384YSC, MB96384YWA, MB96384YWB, MB96384YWC, MB96385RSA, MB96385RSB, MB96385RSC, MB96385RWA, MB96385RWB, MB96385RWC, MB96385YSA, MB96385YSB, MB96385YSC, MB96385YWA, MB96385YWB, MB96385YWC, MB96F385RSA, MB96F385RSB, MB96F385RWA, MB96F385RWB, MB96F385YSA, MB96F385YSB, MB96F385YWA, MB96F385YWB, MB96F386RSA, MB96F386RSB, MB96F386RSC, MB96F386RWA, MB96F386RWB, MB96F386RWC, MB96F386YSA, MB96F386YSB, MB96F386YSC, MB96F386YWA, MB96F386YWB, MB96F386YWC, MB96F387RSA, MB96F387RSB, MB96F387RSC, MB96F387RWA, MB96F387RWB, MB96F387RWC, MB96F387YSA, MB96F387YSB, MB96F387YSC, MB96F387YWA, MB96F387YWB, MB96F387YWC, MB96F388HSA, MB96F388HSB, MB96F388HWA, MB96F388HWB, MB96F388TSA, MB96F388TSB, MB96F388TWA, MB96F388TWB, MB96F389RSA, MB96F389RSB, MB96F389RWA, MB96F389RWB, MB96F389YSA, MB96F389YSB, MB96F389YWA, MB96F389YWB MB96390 MB96393RSA, MB96393RWA, MB96395RSA, MB96395RWA, MB96F395RSA, MB96F395RSB, MB96F395RWA, MB96F395RWB, MB96F395YSA, MB96F395YSB, MB96F395YWA, MB96F395YWB MB96600 Series MB96610 MB96620 MB96630 MB96640 MB96650 MB96670 MB96680 MB96690 MB966A0 MB966B0 MB966C0 MB96F612RA, MB96F612RB, MB96F612AA, MB96F612AB MB96F613RA, MB96F613RB, MB96F613AA, MB96F613AB MB96F615RA, MB96F615RB, MB96F615AA, MB96F615AB MB96F622RA, MB96F622RB, MB96F622AA, MB96F622AB MB96F623RA, MB96F623RB, MB96F623AA, MB96F623AB MB96F625RA, MB96F625RB, MB96F625AA, MB96F625AB MB96F633RA, MB96F633RB, MB96F633AA, MB96F633AB MB96F635RA, MB96F635RB, MB96F635AA, MB96F635A5 MB96F636RA, MB96F636RB MB96F637RA, MB96F637RB MB96F643RA, MB96F643RB, MB96F643AA, MB96F643AB MB96F645RA, MB96F645RB, MB96F645AA, MB96F645AB MB96F646RA, MB96F646RB MB96F647RA, MB96F647RB MB96F653RA, MB96F653RB, MB96F653AA, MB96F653AB MB96F655RA, MB96F655RB, MB96F655AA, MB96F655AB MB96F656RA, MB96F656RB MB96F657RA, MB96F657RB MB96F673RA, MB96F673RB, MB96F673AA, MB96F673AB MB96F675RA, MB96F675RB, MB96F675AA, MB96F675AB MB96F683RA, MB96F683RB, MB96F683AA, MB96F683AB MB96F685RA, MB96F685RB, MB96F685AA, MB96F685AB MB96F693RA, MB96F693RB, MB96F693AA, MB96F693AB MB96F695RA, MB96F695RB, MB96F695AA, MB96F695AB MB96F696RA, MB96F696RB MB96F6A5RA, MB96F6A5RB, MB96F6A5AA, MB96F6A5AB MB96F6A6RA, MB96F6A6RB MB96F6B5RA, MB96F6B5RB, MB96F6B5BA, MB96F6B5BB MB96F6B6RA, MB96F6B6RB MB96F6C5RA, MB96F6C5RB, MB96F6C5BA, MB96F6C5BB MB96F6C6RA, MB96F6C6RB April 23, 2016 Document No Rev. *A 3

4 Affected Modules This problem is affecting the CPU. Detailed explanation Problem conditions (1) Instruction is one of the affected instructions MOVS (MOVSI) MOVSW (MOVSWI) (2) Overlap of source and destination area The source and destination array is in the same memory bank The source and destination area are overlapping, so that the source data gets destroyed during the operation o o o < (for MOVS/I) < 2* (for MOVSW/I) < (only for the case of wrap-around where =0xFFFF and =00) (3) Changing or a bank register before MOVS/MOVSW gets executed if all following conditions are met Change of a bank register (,, PCB, SSB, USB) at the instruction one or two instructions before MOVS/I,MOVSW/I and the changed bank register is used by the MOVS/I,MOVSW/I instruction (either it is source bank or destination bank for the data transfer) or change of one or two instructions before the MOVS/I, MOVSW/I instruction is not changed. In case of changing at the same moment or after or the bank, correct operation is ensured. The execution waits until is updated. is not changed after or the bank. The execution waits until is updated. Root cause 1. F²MC-16FX MCUs are using buffered accesses for continuous data transfers. The bus interface re-adjusts the data transfers address alignments and uses optimum transfer size for better utilization of the available bus bandwidth. 2. In case of overlap of the source and destination array, these optimizations are disabled. The target is to reach exact matching of the execution rules, because the use of a buffer or change of the transfer size would change the result of operation in such a case. 3. The overlap condition has missing stall condition of the processor pipeline. and bank register changes are not considered. and changes are taken into account by the execution of MOVS/I, MOVSW/I. April 23, 2016 Document No Rev. *A 4

5 Normal function The execution according the rules defined in the F²MC-16FX programming manual is as follows. MOVS/I The following is repeated until becomes equal to "0" () () (Byte transfer) () ()+1, () ()+1 () () 1 MOVSW/I The following is repeated until becomes equal to "0" () () (Word transfer) () ()+2, () ()+2 () () 1 Thus the result of the operation has to be in a way, as it would be copied byte-wise (MOVS/I) or word-wise (MOVSW/I). Wrong behavior The missing stall condition (not detecting the required wait time, until and the bank registers have stabilized) may cause wrong calculation, that there is an overlap of the source and destination region or not. This could lead to cases, where the optimizations (buffered access and changed transfer size) are not switched off. Thus the result of the operation may look different in case of overlapping source and destination arrays. April 23, 2016 Document No Rev. *A 5

6 Example The following sequence of assembler instructions produces wrong overlap detection by changing the bank pointer short before the MOVS instruction. is changed from 0x01 to, thus is equal to. The source address () is H and destination address () is H. MOVL A,# H MOV,A ; set the source bank to MOVW A,#1 MOV,A ; set the destination bank to 0x01 MOVW,#73 ; byte count MOVW A,#0 ; =00 (source pointer), =01 ; (destination pointer) NOP MOV,A ; set the destination bank to MOVS, The following table shows the content of memory before and after the execution. Bold and cursive values are the result of the copy in the destination region. Correct behaviour Wrong behaviour Address Initial memory Memory after execution (16FX implementation. without changing or a bank register, or with changing RL0 or, right before MOVS gets executed) Memory after execution (16FX 0x55.. Remarks At other address offsets ( - > 1) of the source and target region, the result is not an exact copy of the source data. However a deviation from the execution rule is noticeable in some cases. The reason for the exact copy in the special case ( = 1; together with special code sequences, which let the overlap detection fail as late change of or bank) is the existence of a buffer in the bus interface of 16FX. Thus the first write transfer will not overwrite the source data before reading the next. April 23, 2016 Document No Rev. *A 6

7 MOVS flow of correct behaviour example MOVS flow of wrong @ x11 Initial Memory 01 @ x11 Initial Memory @ Memory (after MOVS 1 st step) 0x11-> 01->02 @ Memory (after MOVS 1 st step) 0x11-> 01->03 00->02 @ Memory (after MOVS 2 nd step) -> 02->03 @ Memory (after MOVS 3 rd step) -> 03->04 @ Memory (after MOVS 2 nd step) ->0x11 -> 03->05 02->04 #70->#68 @ Memory (after MOVS 4 th step) -> 04->05 03->04 #69->#68 Transfer two bytes at once. Use aligned word transfers on internal bus. The re-alignment requires @ Memory (result) 048 @ x11 Memory (result) #00 Empty April 23, 2016 Document No Rev. *A 7

8 Possible workaround Do not overlap source and destination area There is no limitation when the source and destination region not overlaps. Either < (except the following case =0xFFFF and =00) or (MOVS), 2 * (MOVSW). Usually this is ensured by the normal use of the instruction. If the source and destination areas are not overlapping, always an exact copy of the source region to the target region is done. Change and bank registers latest 3 instructions before MOVS/MOVSW If and,, SSB, USB or PCB are stable in the pipeline Stage 3 of the processor pipeline, before decoding of MOVS/I, MOVSW/I starts in Stage 0, then the overlap detection calculates the correct result and the copy process will follow the execution rule. Corrective action by Cypress Semiconductor Cypress Semiconductor does not plan a redesign of the affected devices for this issue. April 23, 2016 Document No Rev. *A 8

9 Document History Page Document Title Chip Errata for the MOVS/MOVSW Overlap of source and destination region, F 2 MC-16FX Microcontroller Document Number Rev. ECN No. Orig. of Change Description of Change ** KHAS Revision 1.0 1). Used latest template 2). Added Product name MB96300 Series Revision 1.1 Notes revised *A KHAS Migrated to Cypress format Cypress Semiconductor 198 Champion Court San Jose, CA Phone Fax http//www.cypress.com Cypress Semiconductor Corporation, This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ( Cypress ). This document, including any software or firmware included or referenced in this document ( Software ), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ( Unintended Uses ). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. April 23, 2016 Document No Rev. *A 9

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1. PSoC Creator Component Datasheet Digital Multiplexer and Demultiplexer 1.10 Features Digital Multiplexer Digital Demultiplexer Up to 16 channels General Description The Multiplexer component is used to

More information

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1. 1.0 Features Industry-standard logic gates Configurable number of inputs up to 8 Optional array of gates General Description Logic gates provide basic boolean operations. The output of a logic gate is

More information

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

This input determines the next value of the output. The output does not change until the next rising edge of the clock. 1.30 Features Asynchronous reset or preset Synchronous reset, preset, or both Configurable width for array of s General Description The stores a digital value. When to Use a Use the to implement sequential

More information

PSoC Creator Quick Start Guide

PSoC Creator Quick Start Guide PSoC Creator Quick Start Guide Install Download PSoC Creator from www.cypress.com/psoccreator, or install from a kit CD. For assistance, go to http://www.cypress.com/go/support For features, system requirements,

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.50 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO) 1.0 Features Selecting Clock mode Internal Bus Clock Frequency Division Control PLL Clock Control Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO) Interrupts

More information

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to Differential. 1.20 Features Single or differential inputs Adjustable between 2 and 32 inputs Software controlled Inputs may be pins or internal sources No simultaneous connections Bidirectional (passive) General Description

More information

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0 1.0 Features Four operating modes 16-bit PWM Timer 16-bit PPG Timer 16/32-bit Reload Timer 16/32-bit PWC Timer Trigger generation for ADC conversion General The Peripheral Driver Library (PDL) Base Timer

More information

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes PSoC Creator Component Datasheet External Memory Interface (EMIF) 1.30 Features 8-, 16-, 24-bit address bus width 8-, 16-bit data bus width Supports external synchronous memory Supports external asynchronous

More information

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections PSoC Creator Component Datasheet Analog Multiplexer (AMux) 1.80 Features Single or differential connections Adjustable between 1 and 256 connections Software controlled Connections may be pins or internal

More information

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM

W H I T E P A P E R. Introduction. Devices. Energy Comparison of Cypress F-RAM and EEPROM W H I T E P A P E R Harsha Medu, Applications Engineer Cypress Semiconductor Corp. Energy Comparison of Cypress and Abstract (Ferroelectric Random Access Memory) is a nonvolatile memory that uses a ferroelectric

More information

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C

CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C CE95314 PSoC 3, PSoC 4, and PSoC 5LP EZI2C Objective These code examples demonstrate the usage of the EZI2C slave and I 2 C master Components in PSoC 3, PSoC 4, and PSoC 5LP. Overview These code examples

More information

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts

AN FR Family, MB91F467S Emulation. 1 Introduction. 2 Hardware Setup. 2.1 Required parts AN205202 This application note describes the emulation system for MB91460S (MB91F467S) series and the current emulation system is based on EVA device MB91V460A, which does not include an APIX interface.

More information

Nine-Output 3.3 V Buffer

Nine-Output 3.3 V Buffer Nine-Output 3.3 V Buffer Nine-Output 3.3 V Buffer Features One-input to nine-output buffer/driver Supports two DIMMs or four SO-DIMMs with one additional output for feedback to an external or chipset phase-locked

More information

Supports Analog, Digital I/O and Bidirectional signal types

Supports Analog, Digital I/O and Bidirectional signal types PSoC Creator Component Datasheet General Purpose Input / Output (GPIO) 1.0 Features Rapid setup of GPIO parameters Automatic place and route of signals to and from GPIOs Supports Software and Hardware

More information

Shift Register. Features. General Description 1.20

Shift Register. Features. General Description 1.20 1.20 Features Adjustable shift register size: 1 to 32 bits Simultaneous shift in and shift out Right shift or left shift Reset input forces shift register to all 0s Shift register value readable by CPU

More information

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash

FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash AN203980 FM4 S6E2Cx Series Over The Air Update 32-Bit Microcontroller With Embedded Dual Flash Target products: S6E2Cx series This document explains the use of reference software "Over the Air Update with

More information

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B

MB39C811-EVB-03. PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide. Doc. No Rev. *B MB39C811-EVB-03 PMIC for Solar/Vibration Energy Harvesting, Evaluation Board Operation Guide Doc. No. 002-08722 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com

More information

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface

EZ I2C Slave. Features. General Description. When to use a EZ I 2 C Slave Industry standard Philips I 2 C bus compatible interface PSoC Creator Component ata Sheet 1.20 Features Industry standard Philips I 2 C bus compatible interface Emulates common I 2 C EEPOM interface Only two pins (SA and SCL) required to interface to I2C bus

More information

PSoC 1 In-Circuit Emulator Development Kit Guide

PSoC 1 In-Circuit Emulator Development Kit Guide CY3215-DK PSoC 1 In-Circuit Emulator Development Kit Guide Doc. # 001-66514 Rev. *E Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600

More information

FM0+ Family S6E1A1 Series, Flash Programming Guide

FM0+ Family S6E1A1 Series, Flash Programming Guide FM0+ Family S6E1A1 Series, Flash Programming Guide Doc. No. 002-05028 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Cypress Semiconductor Corporation,

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. 1.60 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output

More information

Use the Status Register when the firmware needs to query the state of internal digital signals.

Use the Status Register when the firmware needs to query the state of internal digital signals. 1.70 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.60 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration 1.20 Features Low input offset User controlled offset calibration Multiple speed modes Operates in Deep Sleep power mode Output routable to digital logic blocks or pins Selectable output polarity Multiple

More information

CY4701 EZ-USB GX3 Reference Design Guide

CY4701 EZ-USB GX3 Reference Design Guide CY4701 EZ-USB GX3 Reference Design Guide Doc. No. 001-97892 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com Copyrights Cypress Semiconductor Corporation, 2015-2017.

More information

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show. 1.70 Features Up to 8-bit General Description The allows the firmware to output digital signals. When to Use a Use a when the firmware needs to interact with a digital system. You can also use the as a

More information

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA CE97091- PSoC 4: Time-Stamped ADC Data Transfer Using DMA Objective This code example uses a DMA channel with two descriptors to implement a time-stamped ADC data transfer. It uses the Watch Dog Timer

More information

HX2VL Development Kit Guide. Doc. # Rev. **

HX2VL Development Kit Guide. Doc. # Rev. ** HX2VL Development Kit Guide Doc. # 001-73960 Rev. ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights

More information

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration 1.10 Features FIR low-pass filter at 6 khz with Blackman window, 85 taps Demonstrates the polling mode of the Filter component AC-coupled input provided bias with internal Opamp for maximum swing DMA used

More information

Programmable Threshold Comparator Data Sheet

Programmable Threshold Comparator Data Sheet 10. Programmable Threshold Comparator Programmable Threshold Comparator Data Sheet Copyright 2001-2009 Cypress Semiconductor Corporation. All Rights Reserved. CMPPRG Resources CY8C29/27/24/22xxx, CY8C23x33,

More information

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D Objective CE56273 SPI With DMA in PSoC 3 / PSoC 5 CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D This code example demonstrates

More information

HX2VL Development Kit Guide. Doc. # Rev. *A

HX2VL Development Kit Guide. Doc. # Rev. *A HX2VL Development Kit Guide Doc. # 001-73960 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights

More information

4-Mbit (256K words 16 bit) Static RAM

4-Mbit (256K words 16 bit) Static RAM 4-Mbit (256K words 16 bit) Static RAM 4-Mbit (256K words 16 bit) Static RAM Features High speed t AA = 10 ns / 15 ns Low active and standby currents Active current: I CC = 38-mA typical Standby current:

More information

DMX512 Receiver Datasheet DMX512Rx V 1.0. Features and Overview

DMX512 Receiver Datasheet DMX512Rx V 1.0. Features and Overview Datasheet DMX512Rx V 1.0 001-14404 Rev. *G DMX512 Receiver Copyright 2007-2014 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) Digital Analog CT Analog

More information

8-Mbit (512K words 16 bit) Static RAM with Error Correcting Code (ECC)

8-Mbit (512K words 16 bit) Static RAM with Error Correcting Code (ECC) 8-Mbit (512K words 16 bit) Static RAM with Error Correcting Code (ECC) 8-Mbit (512K words 16 bit) Static RAM with Error Correcting Code (ECC) Features Ultra-low standby current Typical standby current:

More information

This Application Note demonstrates an SPI-LIN slave bridge using a PSoC device. Demonstration projects are included.

This Application Note demonstrates an SPI-LIN slave bridge using a PSoC device. Demonstration projects are included. Communication - SPI-LIN Slave Bridge Application Note Abstract AN0 Author: Valeriy Kyrynyuk Associated Project: Yes Associated Part Family: CY8C7 GET FREE SAMPLES HERE Software Version: PSoC Designer.

More information

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

Comparator (Comp) Features. General Description. When to use a Comparator 1.60 1.60 Features Low input offset User controlled offset calibration Multiple speed modes Low power mode Output routable to digital logic blocks or pins Selectable output polarity Configurable operation mode

More information

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. *C

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. *C CY3675 CYClockMaker Programming Kit Guide Doc. # 001-52414 Rev. *C Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

More information

16-Bit Hardware Density Modulated PWM Data Sheet

16-Bit Hardware Density Modulated PWM Data Sheet 1. 16-Bit Hardware Density Modulated PWM User Module Data Sheet 16-Bit Hardware Density Modulated PWM Data Sheet DMM16HW DMM16HW Copyright 2009 Cypress Semiconductor Corporation. All Rights Reserved. PSoC

More information

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly

AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly AVR 8-bit Microcontrollers AVR42789: Writing to Flash on the New tinyavr Platform Using Assembly APPLICATION NOTE Table of Contents 1. What has Changed...3 1.1. What This Means and How to Adapt...4 2.

More information

Shadow Registers Datasheet ShadowRegs V 1.1. Features and Overview

Shadow Registers Datasheet ShadowRegs V 1.1. Features and Overview Datasheet ShadowRegs V 1.1 001-16962 Rev. *H Shadow Registers Copyright 2007-2013 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) Digital Analog CT Analog

More information

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x Current DAC Datasheet IDAC V 1.00 001-85892 Rev. ** 6-Bit Voltage Output DAC Copyright 2013 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) Digital Analog

More information

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration 2.0 Features Low input offset User controlled offset calibration Multiple speed modes Low-power mode Wake from low power modes Multiple interrupt and output modes General Description The Low Power Comparator

More information

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50 PSoC Creator Component Data Sheet EZ I 2 C Slave 1.50 Features Industry standard Philips I 2 C bus compatible interface Emulates common I 2 C EEPROM interface Only two pins (SDA and SCL) required to interface

More information

AN USB On-The-Go (OTG) Basics. Contents. 1 Introduction. 2 Cables

AN USB On-The-Go (OTG) Basics. Contents. 1 Introduction. 2 Cables AN65231 USB On-The-Go (OTG) Basics Author: Nara ya na Murthy Associate d Pa rt Family: CY7C67300/CY7C67200 Rela ted Applica tion Note s: None This application note discusses several aspects of OTG functionality.

More information

The following document contains information on Cypress products.

The following document contains information on Cypress products. The following document contains information on Cypress products. Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without

More information

CCG2 Power Adapter Reference Design and API Guide. Doc. No Rev.**

CCG2 Power Adapter Reference Design and API Guide. Doc. No Rev.** CCG2 Power Adapter Reference Design and API Guide Doc. No. 002-10677 Rev.** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): +1 408.943.2600 www.cypress.com

More information

OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing

OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing Intel SDK for OpenCL* Applications Sample Documentation Copyright 2010 2012 Intel Corporation All Rights Reserved Document Number: 327281-001US

More information

Energy Harvesting PMIC for Wireless Sensor Node

Energy Harvesting PMIC for Wireless Sensor Node Energy Harvesting PMIC for Wireless Sensor Node The S6AE101A is a power management IC (PMIC) for energy harvesting that is built into circuits of solar cells connected in series, output power control circuits,

More information

CapSense I 2 C/SPI Timer Flash RAM

CapSense I 2 C/SPI Timer Flash RAM Datasheet SPIS V 2.5 001-13679 Rev. *K SPI Slave Copyright 2002-2015 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) CapSense I 2 C/SPI Timer Flash RAM

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor

More information

Oracle Binary Code License Agreement for Java Secure Sockets Extension for Connected Device Configuration 1.0.2

Oracle Binary Code License Agreement for Java Secure Sockets Extension for Connected Device Configuration 1.0.2 Oracle Binary Code License Agreement for Java Secure Sockets Extension 1.0.3 for Connected Device Configuration 1.0.2 ORACLE AMERICA, INC. ("ORACLE"), FOR AND ON BEHALF OF ITSELF AND ITS SUBSIDIARIES AND

More information

Overview Contents Update 1 Features Known Issues... 3

Overview Contents Update 1 Features Known Issues... 3 Creator 4.1 Update 1 Release Notes Overview Creator 4.1 Update 1 is a minor update to Creator 4.1. This release contains several defect fixes that improve the overall user experience. It includes all functionality

More information

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons.

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons. Objective CapSense Sigma Delta (CSD) with LED Backlight Fading on CY8C24x94 CE58957 Code Example Name: Example_CSD_BacklightFading_24x94 Programming Language: C Associated Part Families: CY8C24x94 Software

More information

Using the Asynchronous DMA features of the Kinetis L Series

Using the Asynchronous DMA features of the Kinetis L Series Freescale Semiconductor Document Number:AN4631 Application Note Rev. 0, 12/2012 Using the Asynchronous DMA features of the Kinetis L Series by: Chris Brown 1 Introduction The power consumption of devices

More information

Intel 945(GM/GME)/915(GM/GME)/ 855(GM/GME)/852(GM/GME) Chipsets VGA Port Always Enabled Hardware Workaround

Intel 945(GM/GME)/915(GM/GME)/ 855(GM/GME)/852(GM/GME) Chipsets VGA Port Always Enabled Hardware Workaround Intel 945(GM/GME)/915(GM/GME)/ 855(GM/GME)/852(GM/GME) Chipsets VGA Port Always Enabled Hardware Workaround White Paper June 2007 Order Number: 12608-002EN INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION

More information

AT09381: SAM D - Debugging Watchdog Timer Reset. Introduction. SMART ARM-based Microcontrollers APPLICATION NOTE

AT09381: SAM D - Debugging Watchdog Timer Reset. Introduction. SMART ARM-based Microcontrollers APPLICATION NOTE SMART ARM-based Microcontrollers AT09381: SAM D - Debugging Watchdog Timer Reset APPLICATION NOTE Introduction This application note shows how the early warning interrupt can be used to debug a WDT reset

More information

Intel G31/P31 Express Chipset

Intel G31/P31 Express Chipset Intel G31/P31 Express Chipset Specification Update For the Intel 82G31 Graphics and Memory Controller Hub (GMCH) and Intel 82GP31 Memory Controller Hub (MCH) February 2008 Notice: The Intel G31/P31 Express

More information

MPC8349E-mITX-GP Board Errata

MPC8349E-mITX-GP Board Errata Freescale Semiconductor Document Number: MPC8349EMITX-GPBE Rev. 2, 01/2007 MPC8349E-mITX-GP Board Errata This document describes the known errata and limitations of the MPC8349E-mITX-GP reference platform.

More information

AN F²MC-16FX Family, Emulator System MB2198. Contents. 1 Introduction. 2 Getting Started. 2.1 Copying the template directory

AN F²MC-16FX Family, Emulator System MB2198. Contents. 1 Introduction. 2 Getting Started. 2.1 Copying the template directory AN205555 F²MC-16FX Family, Emulator System MB2198 This application note describes how to use the Emulator MB2198-01 together with the Softune Workbench V30L33R08 or higher using an evaluation MCU with

More information

MULTIFUNCTIONAL DIGITAL SYSTEMS. Software Installation Guide

MULTIFUNCTIONAL DIGITAL SYSTEMS. Software Installation Guide MULTIFUNCTIONAL DIGITAL SYSTEMS Software Installation Guide 2013 TOSHIBA TEC CORPORATION All rights reserved Under the copyright laws, this manual cannot be reproduced in any form without prior written

More information

PQ-MDS-PIB. HW Getting Started Guide 12,13. January 2006: Rev Check kit contents

PQ-MDS-PIB. HW Getting Started Guide 12,13. January 2006: Rev Check kit contents HW Getting Started Guide PQ-MDS-PIB January 2006: Rev. 0.4 Step 1: Check kit contents 1. PQ- MDS- PIB (Platform I/O Board, or PIB ) 2. Power cable extension with on-off switch 3. 25 Pin IEEE 1284 Parallel

More information

etpu General Function Set (Set 1) David Paterson MCD Applications Engineer

etpu General Function Set (Set 1) David Paterson MCD Applications Engineer Freescale Semiconductor Application Note Document Number: AN2863 Rev. 0, 12/2007 etpu General Function Set (Set 1) by David Paterson MCD Applications Engineer 1 Introduction This application note complements

More information

The photograph below shows the PMP9730 Rev E prototype assembly. This circuit was built on a PMP9730 Rev D PCB.

The photograph below shows the PMP9730 Rev E prototype assembly. This circuit was built on a PMP9730 Rev D PCB. 1 Photos The photograph below shows the PMP9730 Rev E prototype assembly. This circuit was built on a PMP9730 Rev D PCB. 2 Standby Power No Load Pin AC (W) 120VAC/60Hz 0.187 230VAC/50Hz 0.238 Page 1 of

More information

Optimus.2 Ascend. Rev A August, 2014 RELEASE NOTES.

Optimus.2 Ascend. Rev A August, 2014 RELEASE NOTES. RELEASE NOTES Rev A August, 2014 Optimus.2 Ascend 951 SanDisk Drive, Milpitas, CA 95035 2014 SanDIsk Corporation. All rights reserved www.sandisk.com ESD Caution Handling Static electricity may be discharged

More information

Intel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics

Intel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics Intel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics Programmer's Reference Manual For the 2015-2016 Intel Core Processors, Celeron Processors, and Pentium Processors based on

More information

FR Family MB Emulator System Getting Started Guide

FR Family MB Emulator System Getting Started Guide FR Family MB2198-01 Emulator System Getting Started Guide Doc. No. 002-05222 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Copyrights Cypress

More information

1 Photo. 7/15/2014 PMP10283 Rev A Test Results

1 Photo. 7/15/2014 PMP10283 Rev A Test Results 1 Photo The photographs below show the PMP10283 Rev A assembly. This circuit was built on a PMP10283 Rev A PCB. Top side: Bottom side: Page 1 of 17 2 Efficiency 120V AC /60Hz Vin(ac) Iin(A) Pin(W) PF Vo1(V)

More information

INCLUDING MEDICAL ADVICE DISCLAIMER

INCLUDING MEDICAL ADVICE DISCLAIMER Jordan s Guardian Angels Terms and Conditions of Use INCLUDING MEDICAL ADVICE DISCLAIMER Your use of this website and its content constitutes your agreement to be bound by these terms and conditions of

More information

Preliminary Information. AMD-8111 TM HyperTransport TM I/O Hub Revision Guide

Preliminary Information. AMD-8111 TM HyperTransport TM I/O Hub Revision Guide AMD-8111 TM HyperTransport TM I/O Hub Revision Guide Publication # 25720 Rev: 3.03 Issue Date: July 2003 2003 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided

More information

AVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Features. Introduction. AVR 8-bit Microcontrollers APPLICATION NOTE

AVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Features. Introduction. AVR 8-bit Microcontrollers APPLICATION NOTE AVR 8-bit Microcontrollers AVR134: Real Time Clock (RTC) Using the Asynchronous Timer APPLICATION NOTE Features Real Time Clock with Very Low Power Consumption (10µA @ 3.3V) Very Low Cost Solution Adjustable

More information

2005: 0.5 PQ-MDS-PCIEXP

2005: 0.5 PQ-MDS-PCIEXP HW Getting Started Guide PQ-MDS-PCIEXP Adaptor December 2005: Rev 0.5 PQ-MDS-PCIEXP Adaptor HW Getting Started Guide Step 1:Check HW kit contents 1.PQ-MDS-PCIEXP Adaptor 2.PIB (Platform I/O Board) to PCIEXP

More information

Dust Networks. SmartMesh LTP5903PC Integration Guide

Dust Networks. SmartMesh LTP5903PC Integration Guide Dust Networks SmartMesh LTP5903PC Integration Guide Contents Related Documents...3 Conventions and Terminology...3 Revision History...3 1 Introduction...4 Product Overview...4 2 Application Circuits...5

More information

4-Kbit (512 8) Serial (SPI) Automotive F-RAM

4-Kbit (512 8) Serial (SPI) Automotive F-RAM 4-Kbit (512 8) Serial (SPI) Automotive F-RAM 4-Kbit (512 8) Serial (SPI) Automotive F-RAM Features 4-Kbit ferroelectric random access memory (F-RAM) logically organized as 512 8 High-endurance 10 trillion

More information

Intel 7510/7512 Scalable Memory Buffer

Intel 7510/7512 Scalable Memory Buffer Intel 7510/7512 Scalable Memory Buffer June 2013 Document Number: 325123-002 Notice: This document contains information on products in the design phase of development. The information here is subject to

More information

USER GUIDE. Atmel QT6 Xplained Pro. Preface

USER GUIDE. Atmel QT6 Xplained Pro. Preface USER GUIDE Atmel QT6 Xplained Pro Preface Atmel QT6 Xplained Pro kit is a Xplained Pro extension board that enables the evaluation of a mutual capacitance touch suface using the Peripheral Touch Controller

More information

Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing

Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing User s Guide Intel SDK for OpenCL* Applications Sample Documentation Copyright 2010 2013 Intel Corporation All Rights Reserved Document

More information

Intel Core TM Processor i C Embedded Application Power Guideline Addendum

Intel Core TM Processor i C Embedded Application Power Guideline Addendum Intel Core TM Processor i3-2115 C Embedded Application Power Guideline Addendum August 2012 Document Number: 327874-001US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO

More information

FR FAMILY FR60 FAMILY ISR DOUBLE EXECUTION 32-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note

FR FAMILY FR60 FAMILY ISR DOUBLE EXECUTION 32-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note Fujitsu Microelectronics Europe Application Note MCU-AN-300025-E-V12 FR FAMILY 32-BIT MICROCONTROLLER FR60 FAMILY ISR DOUBLE EXECUTION APPLICATION NOTE Revision History Revision History Date Issue 2006-03-14

More information

F²MC-16 FAMILY 16-BIT MICROCONTROLLER An Additional Manual for the Softune Linkage Kit

F²MC-16 FAMILY 16-BIT MICROCONTROLLER An Additional Manual for the Softune Linkage Kit FUJITSU SEMICONDUCTOR ««««««««««««««««XXXX-XXXX-XX-E F²MC-16 FAMILY 16-BIT MICROCONTROLLER An Additional Manual for the Softune Linkage Kit (F²MC-16LX Standby Mode Transition Instruction Check) FUJITSU

More information

ATAES132A Firmware Development Library. Introduction. Features. Atmel CryptoAuthentication USER GUIDE

ATAES132A Firmware Development Library. Introduction. Features. Atmel CryptoAuthentication USER GUIDE Atmel CryptoAuthentication ATAES132A Firmware Development Library USER GUIDE Introduction This user guide describes how to use the Atmel CryptoAuthentication ATAES132A Firmware Development Library with

More information

Software Defined Radio API Release Notes

Software Defined Radio API Release Notes Software Defined Radio API Release Notes SDRplay Limited. Software Defined Radio API Release Notes Applications Revision History Revision Release Date: Reason for Change: Originator 1.0 03/Jun/2013 First

More information

Bar Code Discovery. Administrator's Guide

Bar Code Discovery. Administrator's Guide Bar Code Discovery Administrator's Guide November 2012 www.lexmark.com Contents 2 Contents Overview...3 Configuring the application...4 Configuring the application...4 Configuring Bar Code Discovery...4

More information

Enabling DDR2 16-Bit Mode on Intel IXP43X Product Line of Network Processors

Enabling DDR2 16-Bit Mode on Intel IXP43X Product Line of Network Processors Enabling DDR2 16-Bit Mode on Intel IXP43X Product Line of Network Processors Application Note May 2008 Order Number: 319801; Revision: 001US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH

More information

Bootloader project - project with Bootloader and Communication components

Bootloader project - project with Bootloader and Communication components PSoC Creator Component Datasheet Bootloader and Bootloadable 1.10 Features Separate Bootloader and Bootloadable components Configurable set of supported commands Flexible component configuration General

More information

Associated Part Family: Series Name Product Number MB9B500A MB9B300A

Associated Part Family: Series Name Product Number MB9B500A MB9B300A AN204354 FM3 Microcontroller Simple AV System Solution (JPEG, I 2 S, MP3, AAC, USB) Associated Part Family: Series Name Product Number MB9B500A MB9B300A MB9BF504NA/505NA/506NA/504RA/505RA/506RA MB9BF304NA/305NA/306NA/304RA/305RA/306RA

More information

CY8C29/27/24/23/21xxx, CY8CLED02/04/08/16, CY8CLED0xD, CY8CLED0xG, CY8C28x45, CY8CPLC20, CY8CLED16P01, CY8C28xxx. Main UM

CY8C29/27/24/23/21xxx, CY8CLED02/04/08/16, CY8CLED0xD, CY8CLED0xG, CY8C28x45, CY8CPLC20, CY8CLED16P01, CY8C28xxx. Main UM Datasheet OneWire V 1.1 001-43362 Rev. *I OneWire Copyright 2008-2014 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) Digital Analog CT Analog SC Flash

More information

Oracle Technology Network Developer License Terms for Java Card Classic Edition and Java Card Connected Edition Specifications

Oracle Technology Network Developer License Terms for Java Card Classic Edition and Java Card Connected Edition Specifications Oracle Technology Network Developer License Terms for Java Card Classic Edition and Java Card Connected Edition Specifications Export Controls Export laws and regulations of the United States and any other

More information

Intel Galileo Firmware Updater Tool

Intel Galileo Firmware Updater Tool User Guide August 2017 Revision 002 Document Number: 332076-002 Notice: This document contains information on products in the design phase of development. The information here is subject to change without

More information

Intel Desktop Board DP55SB

Intel Desktop Board DP55SB Intel Desktop Board DP55SB Specification Update July 2010 Order Number: E81107-003US The Intel Desktop Board DP55SB may contain design defects or errors known as errata, which may cause the product to

More information

Workshop 4 Installation INSTALL GUIDE. Document Date: February 4 th, Document Revision: 1.1

Workshop 4 Installation INSTALL GUIDE. Document Date: February 4 th, Document Revision: 1.1 INSTALL GUIDE Workshop 4 Installation Document Date: February 4 th, 2013 Document Revision: 1.1 Description This document describes how to install and configure Workshop 4, and how to install the driver

More information

Quick Guide to Common Flash Interface

Quick Guide to Common Flash Interface Quick Guide to Common Flash Interface Application By: Frank Cirimele 1. Introduction Common Flash Interface, or CFI, is a standard introduced by the Joint Electron Device Engineering Council (JEDEC) to

More information

Migrating from the MPC852T to the MPC875

Migrating from the MPC852T to the MPC875 Freescale Semiconductor Application Note Document Number: AN2584 Rev. 1, 1/2007 Migrating from the MPC852T to the MPC875 by Ned Reinhold NCSD Applications Freescale Semiconductor, Inc. Austin, TX This

More information

Component Development Environment Installation Guide

Component Development Environment Installation Guide Freescale Semiconductor Document Number: PEXCDEINSTALLUG Rev. 1, 03/2012 Component Development Environment Installation Guide 1. Introduction The Component Development Environment (CDE) is available as

More information

CY8CKIT-026 CAN and LIN Shield Kit Guide

CY8CKIT-026 CAN and LIN Shield Kit Guide CY8CKIT-026 CAN and LIN Shield Kit Guide Doc. No. 002-03798 Rev. *C Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com Copyrights Copyrights Cypress Semiconductor Corporation,

More information

CY4609, CY4603, and CY4613 HX3 Kits User Guide

CY4609, CY4603, and CY4613 HX3 Kits User Guide CY609, CY60, and CY6 HX Kits User Guide Doc. #: 00-90 Rev. *F Cypress Semiconductor 98 Champion Court San Jose, CA 9-709 www.cypress.com Copyrights Copyrights Cypress Semiconductor Corporation, 0-07. This

More information

CMSIS DAP Setup. Document Version History Document Version ngxtechnologies.com 2

CMSIS DAP Setup. Document Version History Document Version ngxtechnologies.com 2 Document Version History Document Version - 1.0 Author Vinayak ngxtechnologies.com 2 Table of Contents INTRODUCTION...4 REQUIREMENTS...4 HARDWARE...4 SOFTWARE...4 SETUP...4 DISCLAIMERS...8 ngxtechnologies.com

More information

Smart Power Stages with Universal Footprint Address Efficiency

Smart Power Stages with Universal Footprint Address Efficiency TND6232/D Rev. 0, JUN 2017 Smart Power Stages with Universal Footprint Address Efficiency Semiconductor Components Industries, LLC, 2017 June, 2017 Rev. 0 1 Publication Order Number: TND6232/D Smart Power

More information

Intel Desktop Board D945GCLF2

Intel Desktop Board D945GCLF2 Intel Desktop Board D945GCLF2 Specification Update July 2010 Order Number: E54886-006US The Intel Desktop Board D945GCLF2 may contain design defects or errors known as errata, which may cause the product

More information