Translating AADL into BIP Application to the Verification of Real time Systems
|
|
- Dennis Perkins
- 6 years ago
- Views:
Transcription
1 Toulouse, France (in conjunction with MODELS 2008) 1st International Workshop on Model Based Architecting and Construction of Embedded Systems (ACESMB 2008) Translating AADL into BIP Application to the Verification of Real time Systems M.Y.Chkouri, A.Robert, M.Bozga, J.Sifakis Laboratoire : VERIMAG Centre Équation - 2, avenue de Vignate GIÈRES 1
2 Motivation Provide a general methodology for transforming AADL models into BIP: AADL suffers from the absence of concrete operational semantics. Provide an execution environment for AADL models Enable the application of formal verification techniques already developed for BIP to AADL 2
3 Outline Overview of AADL Overview of BIP Translation AADL to BIP Case study Conclusion 3
4 Overview of AADL AADL = Architecture Analysis and Design Language Standardized by the SAE (Society of Automotive Engineers). Dedicated to the modeling and specification of complex Real time embedded systems. Describe the structure of component based system as an assembly of software components mapped onto an execution platform. 4
5 Component categories Software category Execution platform category Composite category Data Subprogram Process Thread Processor Memory Bus Device System 5
6 Software category (1/2) The data component type represents a data type in the source text that defines a representation and interpretation for instances of data. A subprogram component represents an execution entrypoint in source text. A subprogram call sequence is declared in a subprogram or thread implementation. data Person end Person; data implementation Person.impl subcomponents end Person.impl; Name : data string; Adress: data string; Age : data integer; subprogram operation features A: in parameter integer; B: in parameter integer; result: out parameter integer; end operation; 6
7 Software category (2/2) A thread represents a sequential ilflow of control that executes instructions i within a binary image produced from source text. A thread always executes within the virtual address space of a process; Several types of thread exist : Periodic, Sporadic, Aperiodic, Background. A process represents a virtual it address space. To be complete, the implementation of a process must contain at least one thread or thread group subcomponent. thread sensor features inp : in data port integer; outp : out event port; properties Dispatch protocol=>periodic; Period => 20ms; end sensor; process implementation Partition.Impl subcomponents Sensor_A : thread Sensor Thread.A; Data_Fusion: thread Fusion Thread.Impl; Alrm 1 : thread Alrm Thread.Impl; connections data port Sensor A.outp->Data Fusion.inpA; A; end Partition.Impl; event port Sensor A.launch alrm->alrm >Alrm.launch launch 7
8 Execution platform category A processor is the execution platform component that is capable of scheduling and executing threads. A memory component represents an execution platform component that stores binary images. A bus component represents an execution platform ltf component that t can exchange control and data between memories, processors, and devices. A device component represents an execution platform component that provides an interface with the external environment. 8
9 System A system component represents an assembly of software and execution platform components. It is the only composite category. system Platform end Platform; system implementation Platform.Impl subcomponents Part : process Partition.Impl; p : processor myprocessor ;... end Platform.Impl; 9
10 Connection & Port A connection is a linkage that represents communication i of data and control between components. Types of connections: Port connection Parameter connection A port is a logical lconnection point tbt between components that t can be used for the transfer of control and data. Three directions: input port (in) output port (out), bidirectional port (in out). Three types of port: data port, event port, event data port. 10
11 Outline Motivation Overview of AADL Overview of BIP Translation AADL to BIP Case study Conclusion 11
12 Overview of BIP Component based modeling: The BIP framework BIP = Behavior Interaction Priority BIP is a framework for modelling heterogeneous real-time components. Priorities (Memoryless Controller) Interaction Model (Connectors on typed ports) B E H A V I O R 12
13 BIP framework Atomic component Atomic component : An atomic component is composed of: a set of ports, e.g, {in, out} a set of control llocations, e.g, {Si, Sj} a set of variables, a set of transitions 13
14 BIP framework Composition A connector is a set of ports which can be involved in an interaction. Port types (complete, incomplete ) are used to distinguish i i between ports which may or must interact. tick1 tick2 tick3 out1 in2 in3 Interactions: {tick1,tick2,tick3},, {out1}, {out1,in2}, {out1,in3}, {out1,in2,, in3} 14
15 BIP Tools BIP Editor BIP Program BIP Compiler BIP MetaModel BIP Model Structural analysis BIP Transformations Code Generation deadlock detection invariant generation D-Finder Verification Model checking Exploration Engine Interactive Simulation execution, guided/exhaustive simulation 15
16 Outline Motivation Overview of AADL Overview of BIP Translation AADL to BIP Case study Conclusion 16
17 Translation from AADL to BIP Structural translation summary: AADL Software component: Subprogram Data Thread Process Hardware component: Processor (scheduling) Device System Connection Annex behavior BIP Atomic/Compound component Data : C/C++ structure Atomic component Atomic component Atomic component Atomic component Compound component Connector Behavior (state/transition) 17
18 Translation from AADL to BIP Structural translation summary: AADL Software component: Subprogram Data Thread Process Hardware component: Processor (scheduling) Device System Connection Annex behavior BIP Atomic/Compound component Data : C/C++ structure Atomic component Atomic component Atomic component Atomic component Compound component Connector Behavior (state/transition) 18
19 AADL subprogram : BIP model AADL : in parameter Annex behavior out parameter out event data port (thread or subprogram) BIP : call (parameter) return (parameter) IDLE return call data port Annex behavior 19
20 AADL thread : BIP model load stop abort get_exec req_exec complete preempt in_port out_port HALTED (in_data) (out_data) abort stop INIT load not_ready low<t<high ready complete SUSPENDED activation READY FINISH no more port get_exec RESUME preempt out_port get_exec COMPUTE OUTPUTS low<t<high deadline clock>deadline in_port in_port overflow ERROR 20
21 AADL Processor : BIP component dispatch ready finish IDLE IDS finish all_false(ids) finish i/ids[i].ready ready ready WAIT_END dispatch (SelectedID) CHOICE ready SelectedID 21
22 System : BIP compound component 22
23 Annex Behavior Specification The behavioral annex describes a transition system [ annex behavior_specification ifi {** [ state variables (Identifier : data_type;)+ ] [ initial (<assignment> ; )+ ] Included in the variables part Included in the Initialization part states (state_identifier : [initial] [return] [complete] state;)+ transitions ( <state_identifier> -[ <guard> ]-> <state_identifier> { <action>* }; )+ **}; ] 23
24 Guard AADL : <guard> ::= [on <expression> >] <event> [when<expression>] <expression> BIP : on <event> [provided <expression>] provided <expression> when part expresses a past condition over the data to be read. Action AADL : <action> ::= computation ( expression, expression ) ; delay ( expression, expression ); communication ; assignment ; if ( expression ) action (elsif ( expression ) action)* ( else action )? end if ; BIP : Transition Or Set of transition connected -- expresses use of the cpu for a non-deterministic period of time between min and max. -- expresses a suspension for a non-deterministic period of time between min and max. 24
25 Tool architechture 25
26 Outline Motivation Overview of AADL Overview of BIP Translation AADL to BIP Case study Conclusion 26
27 Case study (1/4) Flight computer : 27
28 Case study (2/4) BIP Flight computer : 28
29 Case study (3/4) BIP Verification : BIP exploration engine, generates a Labeled Transition System (LTS). Model checking by Aldebaran: Checks for deadlock-freedom. Model checking with observers: Observers allow us to express in a simple manner most safety requirements. Verification of thread deadlines. Verification of synchronization between components: 29
30 Case study (4/4) BIP Flight computer : 30
31 Outline Motivation Overview of AADL Overview of BIP Translation AADL to BIP Case study Conclusion 31
32 Conclusion We provide a translation from AADL to BIP, which has an operational semantics formally defined in terms of labelled transition systems. Translation allows simulation of AADL models, as well as application verification techniques, such as state exploration (using IF toolset) or component based deadlock detection (D Finder tool). Limitation : there are AADL features ignored : bus, memory, Future work : incorporating features that will appear with V2.0 of the AADL standard. 32
33 Thank you 33
34 AADL subprogram subprogram sub 1 sub n Annex behavior Annex behavior parameter connexion out event data port connexion 34
35 BIP : Compound component sub 1 idle sub n idle return 1 call 1 data port return call data port n n 1 n Annex behavior Annex behavior call 1 return 1 call n return n call 1 return 1 call n return n return finish idle ( thread or subprogram ) call return return n wait_return n call n call wait_call 1 call 1 Call_sequence wait_call n return 1 wait_return 1 35
36 AADL Processes: BIP Component Process States and Transition 36
37 AADL thread : BIP model 37
38 AADL Processor : BIP component 38
Model Based Architecting and Construction of Embedded Systems
Model Based Architecting and Construction of Embedded Systems Iulian Ober 1, Stefan Van Baelen 2, Susanne Graf 3, Mamoun Filali 4, Thomas Weigert 5,andSébastien Gérard 6 1 University of Toulouse - IRIT,
More informationSchedulability Analysis of AADL Models
Schedulability Analysis of AADL Models Oleg Sokolsky Insup Lee University of Pennsylvania Duncan Clarke Fremont Associates Overview AADL modeling language Why is it useful and what it has Formal schedulability
More informationPrototyping of Distributed Embedded Systems Using AADL
Prototyping of Distributed Embedded Systems Using AADL Mohamed Yassin Chkouri and Marius Bozga {Yassin.Chkouri, Marius.Bozga}@imag.fr Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES Abstract.
More informationThe Montana Toolset: OSATE Plugins for Analysis and Code Generation
Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005
More informationThe AADL Behavioural annex 1
1 IRIT-CNRS ; Université de Toulouse, France Ellidis Software France-UK SEI CMU USA Wednesday March 24 th 2010 OXFORD UML-AADL 2010 Panel 1 This work was partly supported by the French AESE project Topcased
More informationCOTRE as an AADL profile
COTRE as an AADL profile Pierre GAUFILLET & Patrick FARAIL AIRBUS FRANCE pierre.gaufillet@airbus.com / patrick.farail@airbus.com Tel. : +33 (0)5.61.18.84.85 / +33 (0)5.61.93.66.28 COTRE overview 1/2 Funded
More informationComponent-based Construction of Heterogeneous Real-time Systems in BIP
Component-based Construction of Heterogeneous Real-time Systems in BIP Joseph Sifakis VERIMAG FETCH07 Villard-de-Lans, January 2007 Joseph Sifakis FETCH07 1 Key-issues: Component-based construction Develop
More informationCyber Physical System Verification with SAL
Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System
More informationAADS+: AADL Simulation including the Behavioral Annex
AADS+: AADL Simulation including the Behavioral Annex Fifth IEEE International workshop UML and AADL 24th March 2010, Oxford, UK Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University
More informationAn Information Model for High-Integrity Real Time Systems
An Information Model for High-Integrity Real Time Systems Alek Radjenovic, Richard Paige, Philippa Conmy, Malcolm Wallace, and John McDermid High-Integrity Systems Group, Department of Computer Science,
More informationIntroduction to AADL 1
Introduction to AADL 1 M. Filali joint work with Bernard Berthomieu, Jean-Paul Bodeveix, Christelle Chaudet, Silvano Dal Zilio, François Vernadat IRIT-CNRS ; University of Toulouse, France LAAS-CNRS ;
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationModeling Heterogeneous Real-time Components in BIP
Modeling Heterogeneous Real-time Components in BIP Joseph Sifakis in collaboration with Ananda Basu and Marius Bozga VERIMAG Composition of Embedded Systems Scientific and Industrial Issues Monterey Workshop
More informationProcess-Algebraic Interpretation of AADL Models
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 6-8-2009 Process-Algebraic Interpretation of AADL Models Oleg Sokolsky University of Pennsylvania,
More informationWebGME-BIP: A Design Studio for Modeling Systems with BIP. Anastasia Mavridou, Joseph Sifakis, and Janos Sztipanovits
WebGME-BIP: A Design Studio for Modeling Systems with BIP Anastasia Mavridou, Joseph Sifakis, and Janos Sztipanovits Why BIP? A language and tool-set for component-based system design formal semantics
More informationExecutable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2.
Executable AADL Real Time Simulation of AADL Models Pierre Dissaux 1, Olivier Marc 2 1 Ellidiss Technologies, Brest, France. 2 Virtualys, Brest, France. pierre.dissaux@ellidiss.com olivier.marc@virtualys.com
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationPresentation of the AADL: Architecture Analysis and Design Language
Presentation of the AADL: Architecture Analysis and Design Language Outline 1. AADL a quick overview 2. AADL key modeling constructs 1. AADL components 2. Properties 3. Component connection 3. AADL: tool
More informationAn Implementation of the Behavior Annex in the AADL-toolset Osate2
2011 16th IEEE International Conference on Engineering of Complex Computer Systems An Implementation of the Behavior Annex in the AADL-toolset Osate2 Gilles Lasnier, Laurent Pautet Inst. TELECOM - TELECOM
More informationThe Architecture Analysis and Design Language and the Behavior Annex: A Denotational Semantics
The Architecture Analysis and Design Language and the Behavior Annex: A Denotational Semantics Stefan Björnander, Cristina Seceleanu, Kristina Lundqvist, and Paul Pettersson School of School of Innovation,
More informationArchitecture Description Languages. Peter H. Feiler 1, Bruce Lewis 2, Steve Vestal 3 and Ed Colbert 4
Architecture Description Languages An Overview of the SAE Architecture Analysis & Design Language (AADL) Standard: A Basis for Model-Based Architecture-Driven Embedded Systems Engineering Peter H. Feiler
More informationPattern-Based Analysis of an Embedded Real-Time System Architecture
Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards
More informationGenerating Petri Nets from AADL descriptions. Thomas Vergnaud
Generating Petri Nets from AADL descriptions Designing a Distribution Runtime for the AADL work at ENST focuses on the building of communication middlewares manage communication
More informationAADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST
AADL to build DRE systems, experiments with Ocarina Jérôme Hugues, ENST ENST Research topic: Methods for DRE Building a DRE is still a complex issue: RT-CORBA, DDS are only partial solutions Still difficult
More informationA System Dependability Modeling Framework Using AADL and GSPNs
A System Dependability Modeling Framework Using AADL and GSPNs Ana-Elena Rugina, Karama Kanoun, and Mohamed Kaâniche LAAS-CNRS, University of Toulouse 7 avenue Colonel Roche 31077 Toulouse Cedex 4, France
More informationFrom MDD back to basic: Building DRE systems
From MDD back to basic: Building DRE systems, ENST MDx in software engineering Models are everywhere in engineering, and now in software engineering MD[A, D, E] aims at easing the construction of systems
More informationarxiv: v1 [cs.se] 2 Mar 2015
Real-Time Model Checking Support for AADL B. Berthomieu b,c, J.-P. Bodeveix a,c, S. Dal Zilio b,c,, M. Filali a,c, D. Le Botlan b,c, G. Verdier a,c, F. Vernadat b,c a CNRS, IRIT, 118 route de Narbonne,
More informationADeS presentation. a simulator for AADL v Amélie Schyn Romain Sezestre Jean-François Tilman
ADeS presentation a simulator for AADL v0.2.3 Amélie Schyn Romain Sezestre Jean-François Tilman 1 Agenda Objective of the simulation Presentation of the tool Demonstration To go further 2 Part I Objective
More informationAADL Simulation and Performance Analysis in SystemC
Fourth IEEE International workshop UML and AADL 2nd June 2009 Potsdam, Germany Roberto Varona Gómez Eugenio Villar {roberto, evillar}@teisa.unican.es University of Cantabria, Santander, Spain. This work
More informationRAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde
Refinement of AADL Models for the Synthesis of Embedded Systems Etienne Borde etienne.borde@telecom-paristech.fr AADL: Architecture Analysis and Design Language We use AADL to model SCES architectures:
More informationModelling of PnP Weapon Systems with AADL Protocol Behaviour
Modelling of PnP Weapon Systems with AADL Protocol Behaviour A. Windisch and H. Schlatt EADS, Systems Engineering 81663 Munich, Germany Contents Introduction Notational Issues and Modelling Approach The
More informationArchitecture Modeling and Analysis for Embedded Systems
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008 Overview Background Architecture description languages Embedded
More informationFormal Verification of AADL models with Fiacre and Tina
Formal Verification of AADL models with Fiacre and Tina B. Berthomieu, J.-P. Bodeveix, S. Dal Zilio, P. Dissaux, M. Filali, P. Gaufillet, S. Heim, F. Vernadat CNRS ; LAAS ; 7 avenue colonel Roche, F-31077
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationDealing with AADL end-to-end Flow Latency with UML Marte.
Dealing with AADL end-to-end Flow Latency with UML Marte. Su-Young Lee, Frédéric Mallet, Robert De Simone To cite this version: Su-Young Lee, Frédéric Mallet, Robert De Simone. Dealing with AADL end-to-end
More informationUsing the AADL for mission critical software development paper presented at the ERTS conference, Toulouse, 21 January 2004
Using the AADL for mission critical software development paper presented at the ERTS conference, Toulouse, 21 January 2004 Pierre Dissaux, pierre.dissaux@tni-world.com TNI-Europe Limited Mountbatten Court,
More informationUML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2
UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2 Jérôme Hugues Gilles Lasnier Laurent Pautet Lutz Wrage jerome.hugues@isae.fr gilles.lasnier@telecom-paristech.fr laurent.pautet@telecom-paristech.fr
More informationAn Efficient Modeling and Execution Framework for Complex Systems Development
An Efficient Modeling and Execution Framework for Complex Systems Development Isabelle Perseil, Laurent Pautet, Jean-François Rolland, Mamoun Filali, Didier Delanote, Stefan Van Baelen, Wouter Joosen,
More informationProgramming Languages for Real-Time Systems. LS 12, TU Dortmund
Programming Languages for Real-Time Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20 June 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 41 References Slides are based on Prof. Wang Yi, Prof.
More informationHow useful is the UML profile SPT without Semantics? 1
How useful is the UML profile SPT without Semantics? 1 Susanne Graf, Ileana Ober VERIMAG 2, avenue de Vignate - F-38610 Gières - France e-mail:{susanne.graf, Ileana.Ober}@imag.fr http://www-verimag.imag.fr/~{graf,iober}
More informationAADL performance analysis with Cheddar : a review
AADL performance analysis with Cheddar : a review P. Dissaux*, J. Legrand*, A. Plantec+, F. Singhoff+ *Ellidiss Technologies, France +University of Brest/UBO, LISyC, France Talk overview 1. Cheddar project
More informationAADL Generative Implementation Annex
Institut Supérieur de l Aéronautique et de l Espace AADL Generative Implementation Annex Jérôme Hugues, ISAE Key question answered by the annex How to implement a subprogram, and bind it to an AADL model?
More information2. Introduction to Software for Embedded Systems
2. Introduction to Software for Embedded Systems Lothar Thiele ETH Zurich, Switzerland 2-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems
More informationAADL : about code generation
AADL : about code generation AADL objectives AADL requirements document (SAE ARD 5296) Analysis and Generation of systems Generation can encompasses many dimensions 1. Generation of skeletons from AADL
More informationAda and Real-Time. Prof. Lars Asplund. Mälardalen University, Computer Science
16.070 Ada and Real-Time Prof. Lars Asplund lars.asplund@mdh.se 1 Mälardalen University, Computer Science History 2 Software Engineering first conference -69 Strawman -> Steelman Ada (ANSI standard 1983);
More informationReal Time & Embedded Systems. Final Exam - Review
Real Time & Embedded Systems Final Exam - Review Final Exam Review Topics Finite State Machines RTOS Context switching Process states Mutex - purpose and application Blocking versus non-blocking Synchronous
More informationTiming Analysis of Parallel Software Using Abstract Execution
Timing Analysis of Parallel Software Using Abstract Execution Björn Lisper School of Innovation, Design, and Engineering Mälardalen University bjorn.lisper@mdh.se 2014-09-10 EACO Workshop 2014 Motivation
More informationCIS 1.5 Course Objectives. a. Understand the concept of a program (i.e., a computer following a series of instructions)
By the end of this course, students should CIS 1.5 Course Objectives a. Understand the concept of a program (i.e., a computer following a series of instructions) b. Understand the concept of a variable
More informationSynchronous Specification
Translation Validation for Synchronous Specification in the Signal Compiler Van-Chan Ngo Jean-Pierre Talpin Thierry Gautier INRIA Rennes, France FORTE 2015 Construct a modular translation validationbased
More informationDeveloping Dependable Software-Intensive Systems: AADL vs. EAST-ADL
Developing Dependable Software-Intensive Systems: AADL vs. EAST-ADL Andreas Johnsen and Kristina Lundqvist School of Innovation, Design and Engineering Mälardalen University Västerås, Sweden {andreas.johnsen,kristina.lundqvist}@mdh.se
More informationModel Editing & Processing Tools. AADL Committee, San Diego February 4th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
Model Editing & Processing Tools AADL Committee, San Diego February 4th, 2015 Pierre Dissaux Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Software w w w. e l l i d i s s.
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationSAE AADL Error Model Annex: Discussion Items
SAE AADL Error Model Annex: Discussion Items Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 Peter Feiler phf@sei.cmu.edu April 2012 Sponsored by the U.S. Department of Defense
More informationScheduling Algorithm and Analysis
Scheduling Algorithm and Analysis Model and Cyclic Scheduling (Module 27) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Task Scheduling Schedule: to determine which task
More informationFast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
More informationReal-Time Implementation of BIP: Clocks and Real-Time Constraints
Real-Time Implementation of BIP: Clocks and Real-Time Constraints Jacques Combaz DCS Days March 27, 2009 Verimag Outline 1. Introduction: (Timed) BIP Model 2. Computing Timed Interactions 3. Model Time
More informationFlow Latency Analysis with the Architecture Analysis and Design Language (AADL)
Flow Latency Analysis with the Architecture Analysis and Design Language (AADL) Peter Feiler Jőrgen Hansson December 2007 TECHNICAL NOTE CMU/SEI-2007-TN-010 Performance-Critical Systems Initiative Unlimited
More informationPromela and SPIN. Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH. Promela and SPIN
Promela and SPIN Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH Promela and SPIN Promela (Protocol Meta Language): Language for modelling discrete, event-driven
More informationReal-time operating systems and scheduling
Real-time operating systems and scheduling Problem 21 Consider a real-time operating system (OS) that has a built-in preemptive scheduler. Each task has a unique priority and the lower the priority id,
More informationChapter 13. Concurrency ISBN
Chapter 13 Concurrency ISBN 0-321-49362-1 Chapter 13 Topics Introduction Introduction to Subprogram-Level Concurrency Semaphores Monitors Message Passing Ada Support for Concurrency Java Threads C# Threads
More informationReinhard v. Hanxleden 1, Michael Mendler 2, J. Aguado 2, Björn Duderstadt 1, Insa Fuhrmann 1, Christian Motika 1, Stephen Mercer 3 and Owen Brian 3
Sequentially Constructive Concurrency * A conservative extension of the Synchronous Model of Computation Reinhard v. Hanxleden, Michael Mendler 2, J. Aguado 2, Björn Duderstadt, Insa Fuhrmann, Christian
More informationSystem-level Co-simulation of Integrated Avionics Using Polychrony
System-level Co-simulation of Integrated Avionics Using Polychrony Huafeng Yu, Yue Ma INRIA Rennes / IRISA huafeng.yu@inria.fr yue.ma@inria.fr Thierry Gautier Paul Le Guernic INRIA Rennes / IRISA thierry.gautier@inria.fr
More informationEmbedded Software Programming
Embedded Software Programming Computer Science & Engineering Department Arizona State University Tempe, AZ 85287 Dr. Yann-Hang Lee yhlee@asu.edu (480) 727-7507 Event and Time-Driven Threads taskspawn (name,
More informationUpdate on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior
October 19, 2010 BLESS Progress Report (1) Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior Brian Larson Multitude Corporation October 19, 2010 October
More informationThis is an author-deposited version published in: Eprints ID: 3664
This is an author-deposited version published in: http://oatao.univ-toulouse.fr/ Eprints ID: 3664 To cite this document: GILLES, Olivier. HUGUES, Jérôme. Expressing and enforcing user-defined constraints
More informationThirty one Problems in the Semantics of UML 1.3 Dynamics
Thirty one Problems in the Semantics of UML 1.3 Dynamics G. Reggio R.J. Wieringa September 14, 1999 1 Introduction In this discussion paper we list a number of problems we found with the current dynamic
More informationAn Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati
An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:
More information6.1 Motivation. Fixed Priorities. 6.2 Context Switch. Real-time is about predictability, i.e. guarantees. Real-Time Systems
Real-Time Systems Summer term 2017 6.1 Motivation 6.1 Motivation Real-Time Systems 6 th Chapter Practical Considerations Jafar Akhundov, M.Sc. Professur Betriebssysteme Real-time is about predictability,
More informationAADL Application modeling with MARTE Madeleine Faugère, Timothée Bourdeau THALES Research and Technology Robert de Simone INRIA Sébastien Gérard CEA
AADL Application modeling with MARTE Madeleine Faugère, Timothée Bourdeau THALES Research and Technology Robert de Simone INRIA Sébastien Gérard CEA List AADL in a nutshell Architecture Analysis and Design
More informationOMEGA2. Profile & tools for system modelling and verification with UML 2.x & SysML. Iulian OBER, Iulia DRAGOMIR IRIT / University of Toulouse
OMEGA2 Profile & tools for system modelling and verification with UML 2.x & SysML Iulian OBER, Iulia DRAGOMIR IRIT / University of Toulouse Tools developed in partnership with Work supported by «System,root»
More informationTasks. Task Implementation and management
Tasks Task Implementation and management Tasks Vocab Absolute time - real world time Relative time - time referenced to some event Interval - any slice of time characterized by start & end times Duration
More informationImplementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9
Implementing Scheduling Algorithms Real-Time and Embedded Systems (M) Lecture 9 Lecture Outline Implementing real time systems Key concepts and constraints System architectures: Cyclic executive Microkernel
More informationModel-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment
Model-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment Fáber D. Giraldo and Mónica M. Villegas Abstract Simulating devices while developing software for embedded systems
More informationOperational Semantics. One-Slide Summary. Lecture Outline
Operational Semantics #1 One-Slide Summary Operational semantics are a precise way of specifying how to evaluate a program. A formal semantics tells you what each expression means. Meaning depends on context:
More informationCompositional Translation of Simulink Models into Synchronous BIP
Compositional Translation of Simulink Models into Synchronous BIP Vassiliki Sfyrla, Georgios Tsiligiannis, Iris Safaka, Marius Bozga, Joseph Sifakis To cite this version: Vassiliki Sfyrla, Georgios Tsiligiannis,
More informationTowards A Formal Theory of On Chip Communications in the ACL2 Logic
(c) Julien Schmaltz, ACL2 2006, San José August 15-16 p. 1/37 Towards A Formal Theory of On Chip Communications in the ACL2 Logic Julien Schmaltz Saarland University - Computer Science Department Saarbrücken,
More informationFrom AADL to Timed Abstract State Machine: A Certified Model Transformation
0 0 0 0 0 0 From AADL to Timed Abstract State Machine: A Certified Model Transformation Zhibin Yang Kai Hu Dianfu Ma Jean-Paul Bodeveix Lei Pi Jean-Pierre Talpin Abstract Architecture Analysis and Design
More informationAdapting models to model checkers, a case study : Analysing AADL using Time or Colored Petri Nets
Adapting models to model checkers, a case study : Analysing AADL using Time or Colored Petri Nets Xavier RENAULT, Fabrice KORDON Université Pierre & Marie Curie, Laboratoire d Informatique de Paris 6/MoVe
More informationDefinition, Semantics, and Analysis of Multirate Synchronous AADL
Definition, Semantics, and Analysis of Multirate Synchronous AADL Kyungmin Bae 1, Peter Csaba Ölveczky 2, and José Meseguer 1 1 University of Illinois at Urbana-Champaign 2 University of Oslo Abstract.
More informationSystem-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex)
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex) AADL Standards Meeting June 6., 2011 Jean-Pierre Talpin, INRIA Parts of this presentation are joint work with Paul,
More informationImpact of Runtime Architectures on Control System Stability
Impact of Runtime Architectures on Control System Stability P. Feiler, J. Hansson Software Engineering Institute, Pittsburgh, PA Abstract: Control systems are sensitive to the endto-end latency and age
More informationTinyOS. Lecture Overview. UC Berkeley Family of Motes. Mica2 and Mica2Dot. MTS300CA Sensor Board. Programming Board (MIB510) 1.
Lecture Overview TinyOS Computer Network Programming Wenyuan Xu 1 2 UC Berkeley Family of Motes Mica2 and Mica2Dot ATmega128 CPU Self-programming 128KB Instruction EEPROM 4KB Data EEPROM Chipcon CC1000
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More informationProcesses (Tasks) and operating systems. Why multiple processes? Example: engine control
Processes (Tasks) and operating systems Motivation for processes. The process abstraction. Context switching. Multitasking. Processes and UML. Operating systems Why multiple processes? Processes help us
More informationAO4AADL Compiler. Sihem Loukil. June 2011
AO4AADL Compiler Sihem Loukil June 2011 We present in this report the main tools used in our work. Then, we detail one of our main contributions. Finally, we present the several steps to implement our
More informationTiming Analysis Enhancement for Synchronous Program
Timing Analysis Enhancement for Synchronous Program Extended Abstract Pascal Raymond, Claire Maiza, Catherine Parent-Vigouroux, Fabienne Carrier, and Mihail Asavoae Grenoble-Alpes University Verimag, Centre
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationOn 17 June 2006, the editor provided the following list via an to the convener:
ISO/IEC JTC 1/SC 22/WG 9 N 471 List of AIs Approved per Resolution 50-8 James W. Moore, Convener 23 June 2006 Resolution 50-8 reads as follows: "Noting WG9's approval of the amendment to ISO/IEC 8652 and
More informationThe Ocarina Tool Suite. Thomas Vergnaud
The Ocarina Tool Suite Motivation 2 ENST is developing a middleware architecture: PolyORB generic, configurable, interoperable enables middleware verification create a tool chain
More informationImproving Interrupt Response Time in a Verifiable Protected Microkernel
Improving Interrupt Response Time in a Verifiable Protected Microkernel Bernard Blackham Yao Shi Gernot Heiser The University of New South Wales & NICTA, Sydney, Australia EuroSys 2012 Motivation The desire
More informationProc. XVIII Conf. Latinoamericana de Informatica, PANEL'92, pages , August Timed automata have been proposed in [1, 8] to model nite-s
Proc. XVIII Conf. Latinoamericana de Informatica, PANEL'92, pages 1243 1250, August 1992 1 Compiling Timed Algebras into Timed Automata Sergio Yovine VERIMAG Centre Equation, 2 Ave de Vignate, 38610 Gieres,
More informationAADL Inspector Tutorial. ACVI Workshop, Valencia September 29th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
AADL Inspector Tutorial ACVI Workshop, Valencia September 29th, 2014 Pierre Dissaux Ellidiss Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Ellidiss Software w w w. e l l i
More informationChapter Machine instruction level 2. High-level language statement level 3. Unit level 4. Program level
Concurrency can occur at four levels: 1. Machine instruction level 2. High-level language statement level 3. Unit level 4. Program level Because there are no language issues in instruction- and program-level
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationModel-based Analysis of Event-driven Distributed Real-time Embedded Systems
Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Gabor Madl Committee Chancellor s Professor Nikil Dutt (Chair) Professor Tony Givargis Professor Ian Harris University of California,
More informationAutomatically adapt Cheddar to users need
Automatically adapt Cheddar to users need AADL Standards Meeting, Toulouse A. Plantec +, V. Gaudel +, S. Rubini +, F. Singhoff + P. Dissaux*, J. Legrand* + University of Brest/UBO, LISyC, France *Ellidiss
More informationPlatform modeling and allocation
Platform modeling and allocation Systems Engineering BSc Course Budapest University of Technology and Economics Department of Measurement and Information Systems Traceability Platform-based systems design
More informationFSP Language Specification
FSP Language Specification V2.0 additions 1 V2.0 -Additions FSP Language Specification This document describes the additions that have been made to the FSP input notation to the LTSA tool since its initial
More informationA System Performance in Presence of Faults Modeling Framework Using AADL and GSPNs
A System Performance in Presence of Faults Modeling Framework Using AADL and GSPNs Belhassen MAZIGH 1 and Kais BEN FADHEL 1 Department of Computer Science, Faculty of Science of Monastir, Avenue of the
More informationA discrete-event simulator for early validation of avionics systems
A discrete-event simulator for early validation of avionics systems Denis Buzdalov and Alexey Khoroshilov {buzdalov,khoroshilov}@ispras.ru Institute for System Programming of the Russian Academy of Sciences
More information