Chapter 7. Digital Arithmetic and Arithmetic Circuits. Signed/Unsigned Binary Numbers
|
|
- Lesley Johnston
- 6 years ago
- Views:
Transcription
1 Chapter 7 Digital Arithmetic and Arithmetic Circuits Signed/Unsigned Binary Numbers Signed Binary Number: A binary number of fixed length whose sign (+/ ) is represented by one bit (usually MSB) and its magnitude by the remaining bits. Unsigned Binary Number: A binary number of fixed length whose sign is not specified by a bit. All bits are magnitude and the sign is assumed +. 2
2 Unsigned Binary Arithmetic Sum: Result of an Addition Operation of two (or more) binary numbers (operands). Carry: A digit (or bit) that is carried over to the next most significant bit during an n-bit addition operation. The carry bit is a if the result was too large to be expressed in n bits. 3 Basic Rules (Unsigned) One-Bit Unsigned Addition C A B C in + + = out + + = + + = + + = 4 2
3 Binary Addition Examples carry to next + + Carry out bit 5 Basic Subtraction Basic Subtraction of x = a b, with a = minuend( 被減數 ), b = subtrahend ( 減數 ), and x = difference or result. Requires a Borrow Bit if a < b. There are other forms of subtraction such as 2 s Complement Addition used by microprocessors (such as in a PC). 6 3
4 Basic Subtraction Rules B in A B Borrow = = = = Diff 此處應該為 7 Binary Subtraction with Borrow Examples - - () () Borrow Stage Borrow ripples to LSB 8 4
5 Signed Binary Numbers Sign Bit: A bit (usually the MSB) that indicates whether a number is positive (= ) or negative (= ). Magnitude Bits: The bits of a signed binary number that tell how large it is in value. 9 Signed Binary Numbers 2 True-Magnitude Form: A form of signed binary whose magnitude bits are the TRUE binary form (not complements). Also called sign-magnitude format 5
6 Signed Binary Numbers 3 s Complement: A form of signed binary in which negative numbers are created by complementing all bits. 2 s Complement: A form of signed binary in which the negative numbers are created by complementing all the bits and adding a ( s Complement + ). True-Magnitude Form 5-Bit Numbers Negative Sign (S = ) +25 = (Note sign bit (MSB) Sign = ) 25 = (Same as +25 with sign = ) +2 = 2 = 2 6
7 s Complement Form 8-Bit s Complement Negative (S = ) +57 = 57 = (All Bits Inverted) +72 = 72 = 3 2 s Complement Form Used in MPU (PC) Arithmetic 原講義錯誤 = = = 4 7
8 Signed Binary Addition (8-Bit) Signed Addition Positive (S = ) + 3 = + 75 = Similar to binary addition with a sign bit. 5 Subtraction with s Complement Add the s Complement and then Carry = ( + 8) = = ( + 65) = + (' s Comp 65) Uses an End around carry addition method. 6 8
9 2 s Complement Subtraction Add 2 s Complement to Minuend. + 8 = + 65 = + 65 = + Discard Carry Bit from Result 只要記住以 2 s complement 來運算,Carry 一律捨棄即可 7 Negative Results If the True-Magnitude Form is used for subtraction, the results are incorrect. If the result is from s or 2 s Complement and the result is negative (S = ), the magnitude is found by taking the complement of the result.( 當運算結果的 Sign bit 為 時表示結果為 Negative number, 此時僅需再轉換為該數值之 Complement 即知是負多少 ; 至於要轉換為 s complement 或是 2 s complement 就看原來是使用哪一種負數表示法而定 ) 8 9
10 Negative Result Example 2 s Complement Negative Result (65 8) + 65 = - 8 = (2' s C.) Final Result + Invert Add + =(-5 ) = (5 ) = (+5 ) 9 Range of Signed Numbers Range of Positive Numbers is to 2 (n-) for a number with n bits. Range of Negative Numbers is to 2 (n-) for a number with n bits. 8-Bit Example: 8-Bit Number Range is 2 (n-) x +2 (n-) or 28 to +27 2
11 Sign Bit Overflow Overflow: An erroneous carry into the sign bit of a signed binary number Results from a sum or difference that is larger than can be represented by the magnitude bits. Results in a False Positive or False Negative Number. 只有相同符號運算時才會有 Overflow 發生的可能 ( 例如 :+A+B;-A-B) 檢查 Sign bit 是否改變即知是否發生 Overflow 2 False Negative Overflow Addition of two 8-Bit Positive Numbers: + 75 = + 96 = + Result is Negative (False) Two positive numbers added with a result greater than the range of +27 for 8-bit numbers causes an overflow. 22
12 False Positive Overflow Addition of two 8-Bit Negative Numbers: 8 65 = = + Both in 2 s complement form! Result is Positive (False) Two Negative numbers were added to produce a False Positive Result due to overflowing the negative range of 8-bit numbers ( to 28). 23 Hexadecimal Addition Similar to decimal addition with a range of digits of to 9 and A to F. Examples: F + = F + F = E F + F + = F 24 2
13 Hexadecimal Addition Hex 26B3H + A9CH For sums greater than 5, subtract 6 and carry to the next position. Carry Hex = Decimal Equivalent ( 2)( 6) ()( 3) ( )()( 9)(2) (3) (6)(2)(5) ( 2)( 6) ()(3) ( )()( 9)(2) ( 4)( ) ( 4)(5) 44FH 先轉成十進位 25 Hexadecimal Subtraction Hex 26B3H A9CH from the previous position. Borrow Hex = Decimal Equivalent (2)(6)()(3) ()()(9)(2) To subtract the least significant digit, borrow H (6 ()(6 + 6) ()(6 + 3) - () () ()(2) C7H (9) (2) () ( 7) ) 26 3
14 BCD Codes BCD Code (Binary-Coded Decimal): A code used to represent each decimal digit of a number by a 4-Bit Binary Value. Valid Digits for to 9 are to. The binary codes to are invalid Called an 842 Code due to the decimal weight of each bit position. 27 BCD Examples Each digit is a 4-Bit Binary group: (84) = (4987) = BCD 28 4
15 Excess-3 Code A BCD Code formed by adding 3 () to its true 4-bit binary value. Excess-3 is a self-complementing code: A negative code equivalent can be found by inverting the binary bits of the positive code Inverting the bits of the Excess-3 digit yields 9 s Complement of the decimal equivalent. See next page for reference. 29 Excess-3 Code Decimal Digit 842 Excess
16 Excess-3 Examples 3 = + = = 6 in E3. = + = = 4 in E3. If we complement = in E3, this is the code for an 8. 9 s Complement of = (9 ) = 8 (Self- Complement) 3 Gray Code A binary code that progresses so that only one bit changes between two successive codes. 32 6
17 Gray Code and Binary Binary: b 3 b 2 b b Gray: g 3 g 2 g g Gray code bits can be defined as follows: g 3 = b 3 g 2 = b 3 b 2 g = b 2 b g = b b 33 ASCII Code American Standard Code for Information Interchange. A seven-bit alphanumeric code used to represent text letters, numerals, punctuation ( 標點符號 ), and special controls. An expanded 8-bit form is becoming more widespread. 34 7
18 Binary Adders Half Adder (HA): A circuit that will add two bits and produce a sum bit and a carry bit. Full Adder (FA): A circuit that will add a carry bit from another HA or FA and two operand bits to produce a sum bit and a carry bit. 35 Basic HA Addition Binary Two-Bit Addition Rules: + = + = + = 36 8
19 HA Circuit Basic Equations: S = A XOR B, C = A and B where S = Sum and C = Carry. Truth Table for HA Block: A B Σ C OUT 原講義錯誤 Σ = AB + AB = A B C OUT = AB 37 HA Circuit 38 9
20 Full Adder Basics Adds a C IN input to the HA block. Equations are modified as follows: C Σ OUT = ( A B) C = ( A B) C IN IN + A B A FA can be made from two HA blocks and an OR Gate. 39 Full Adder Basics 4 2
21 Full Adder Basics 4 Full Adder Basics 42 2
22 Parallel Adders A circuit, consisting of n full adders, that will add n-bit binary numbers. The output consists of n sum bits and a carry bit. C OUT of one full adder is connected to C IN of the next full adder. 43 Parallel Adders 44 22
23 Ripple Carry In the n-bit Parallel Adder (FA Stages) the Carryout is generated by the last stage (FAN). This is called a Ripple Carry Adder because the final carryout (Last Stage) is based on a ripple through each stage by C IN at the LSB Stage. 45 Ripple Carry 2 Each Stage will have a propagation delay on the C IN to C OUT of one AND Gate and one OR Gate.(See P.4;A B 必定先產生結果然後等待 Cin 的到來, 再做 AND, 最後經由 OR 輸出 ) A 4-Bit Ripple Carry Adder will then have a propagation delay on the final C OUT of 4 2 = 8 Gates. A 32-Bit adder such as in an MPU in a PC could have a delay of 64 Gates
24 Ripple Carry Look-Ahead Carry Fast Carry or Look-Ahead Carry: A combinational network that generates the final C OUT directly from the operand bits (A to A n, B to B n ). It is independent of the operations of each FA Stage (as the ripple carry is)
25 Look Ahead Carry 2 Fast Carry has a small propagation delay compared to the ripple carry. The fast carry delay is 3 Gates for a 4- Bit Adder compared to 8 for the Ripple Carry. 49 Look Ahead Carry
26 Look Ahead Carry 4 P i =A i B i G i =A i B i 5 Using carry look-ahead to reduce the propagation delay Carry propagate: P i = A i B i Carry generate: G i = A i B i Sum: S i = P i C i Carry: C i+ = G i +P i C i C = Input carry C = P C +G C 2 = P C +G = P (G + P C ) + G = P G + P P C +G C 3 = P 2 C 2 +G 2 = P 2 P G + P 2 P P C + P 2 G + G
27 Look Ahead Carry 6 P i 與 G i 需一個 Gate 的 Delay 再加上此處的兩級, 因此共有三個 Gate 的 Delay time 53 Parallel Adder Created in VHDL by using multiple instances of a full adder component in the top-level file of a VHDL design hierarchy
28 Parallel Adder 55 VHDL Full Adder ENTITY full_add IS PORT( a, b, c_in : IN STD_LOGIC; c_out, sum : OUT STD_LOGIC; END full_add; ARCHITECTURE adder OF full_add IS BEGIN c_out <= ((a xor b) and c_in) or (a and b); sum <= (a xor b) xor c_ini; END adder; 這是最基本 / 底層的 Component, 只有 Single bit! 56 28
29 Parallel Adder VHDL Requires a separate component file for a full adder, saved in a folder where the compiler can find it(i.e., in the Library path). A component declaration statement is required in the top-level file of the design hierarchy( 要使用 Component 的上層電路必須要在 Architecture 中加以宣告 ; 宣告 Component name 以及 I/O Port). A component instantiation statement for each instance of the full adder component( 在 Architecture 中還需要 Make Instances; 亦即建立 Component 實體 ). 57 Parallel Adder VHDL Code ENTITY add4par IS PORT( c : IN STD_LOGIC; a,b : IN STD_LOGIC_VECTOR (4 downto ); c4 : OUT STD_LOGIC; sum : OUT STD_LOGIC_VECTOR (4 downto )); END add4par; 這是 4 bit 的全加法器 ; 使用 Full_add 作為 Component! 58 29
30 Parallel Adder VHDL Code 2 ARCHITECTURE adder OF add4par IS -- Component declaration. COMPONENT full_add PORT( a, b, c_in : IN STD_LOGIC; c_out, sum : OUT STD_LOGIC); END COMPONENT; Full_add 的所有 I/O Port 都需要再宣告一遍 -- Define a signal for the internal carry bits SIGNAL c : STD_LOGIC_VECTOR (3 downto ); 宣告一個 Signal c 用以串接內部訊號 59 Instance Name Parallel Adder VHDL Code 3 BEGIN -- four component instantiation statements. adder : full_add Component Name PORT MAP (a => a(), b => b(), c_in => c, c_out => c() -- connects to c_in of adder 2. sum => sum()); END adder; Instance I/O 6 3
31 VHDL Generate Statement ENTITY add4gen IS PORT( c : IN STD_LOGIC; a,b : IN STD_LOGIC_VECTOR (4 downto ); c4 : OUT STD_LOGIC; sum : OUT STD_LOGIC_VECTOR (4 downto )); END add4gen; 這是 4 bit 的全加法器 ; 但使用 For Generate 敘述來簡化程式! 6 VHDL Generate Statement 2 ARCHITECTURE adder OF add4gen IS -- Component declaration COMPONENT full_add PORT( a, b, c_in :IN STD_LOGIC; c_out, sum : OUT STD_LOGIC); END COMPONENT; - - Defining a signal for internal carry bits. SIGNAL c : STD_LOGIC_VECTOR (4 downto ); 62 3
32 VHDL Generate Statement 3 BEGIN c() <= c; -- Input port c mapped to internal signal (c) adders: FOR i IN to 4 GENERATE -- Implicit port mapping. Mapping 的順序必須與 Component 的 I/O Port 宣告順序相同 adder : full_add PORT MAP (a(i), b(i), c(i-), c(i), sum (i)); END GENERATE; c4 <= c(4); -- Output port c4 mapped to internal signal c(4) END adder; 63 Subtractor (2 s Complement) The concept of Subtraction using 2 s Complement addition allows a Parallel FA to be used. This could be used in a MPU ALU (Arithmetic Logic Unit) for Subtraction. The subtract operation involves adding the inverse( 就是取 的補數 )of the subtrahend( 減數 )to the minuend( 被減數 )and then adding a. The adding of a in the last step is equivalent to convert the subtrahend to its 2 s complement( 最後的加 等同於取減數 2 的補數與被減數相加 )
33 Subtractor (2 s Complement) 2 Difference = A B = A + B + This operation can be done in a parallel n-bit FA by inverting (B to B n ) and connecting C IN at the LSB Stage to +5 V( 接 5V 就是最後要加 的意思 ). The circuit can be modified to allow either the ADD or SUBTRACT operation to be performed. 65 Subtractor (2 s Complement)
34 Parallel Binary Adder/Subtractor XOR gates are used as programmable inverters to pass binary numbers (e.g., B B 2 B 3 B 4 ) to the parallel adder in true or complemented form. When ADD/SUB =, B is complement ed. When ADD/SUB =, B is in its true form. 67 Parallel Binary Adder/Subtractor 這隻腳為 表示做減法用為 表示做加法用 68 34
35 Parallel Binary Adder/Subtractor 69 VHDL Parallel Binary Adder/Subtractor ENTITY addsub4g IS PORT( Sub 為 表示做減法用 Sub 為 表示做加法用 sub : IN BIT; a,b : IN BIT_VECTOR (4 downto ); c4 : OUT BIT; sum : OUT BIT_VECTOR (4 downto )); END addsub4g; 7 35
36 VHDL Parallel Binary Adder/Subtractor 2 ARCHITECTURE adder OF addsub4g IS COMPONENT full_add PORT( a, b, c_in : IN BIT; c_out : OUT BIT); END COMPONENT; - - Define a signal for internal carry bits SIGNAL c : BIT_VECTOR (4 downto ); SIGNAL b_comp : BIT_VECTOR (4 downto ); BEGIN 7 VHDL Parallel Binary Adder/Subtractor add/subtract select to carry input (sub = for subtract) c() <= sub; adders: FOR i IN to 4 GENERATE --invert b for subtract function (b(i) xor,) --do not invert b for add function (b(i) xor ) b_comp(i) <= b(i) xor sub; adder: full_add PORT MAP (a(i), b_comp(i), c(i -), c(i), sum (i)); END GENERATE; C4 <= C(4); END adder; 72 36
37 Overflow If the sign bits of both operands are the same and the sign bit of the sum is different from the operand sign bits, an overflow has occurred. Overflow is not possible if the sign bits of the operands are different from each other. 73 Overflow Examples Adding two 8-bit negative numbers( 因為 MSB=): 8H + 8H H + (Sign overflow; Adding two 8-bit positive numbers( 因為 MSB=): 7FH + H 8H bit V = ) (Sign bit overflow; V = ) 74 37
38 38 75 Overflow 8-bit Parallel Adder sum) of Sign bit ( S S S ) of Sign bit ( B B S ) of Sign bit ( A A S B B A A = = = S S S S S S B S B B B B B A S A A A A A 76 Overflow Detector Truth Table V S S B S A Σ Σ + = S S S S S S V B A B A Sign bit 相異之兩數相加絕對不會 Overflow
39 Overflow Detector Truth Table S A S B S Y 77 BCD Adder A Parallel Adder whose output sum is in groups of 4 bits, each representing a BCD (842) Digit. Basic design is a 4-Bit Binary Parallel Adder to generate a 4-Bit Sum of A + B. Sum is input to the four-bit input of a Binary-to-BCD Code Converter
40 BCD Adder 79 4
Chapter 7. Signed/Unsigned Binary Numbers. Digital Arithmetic and Arithmetic Circuits. Unsigned Binary Arithmetic. Basic Rules (Unsigned)
Chapter 7 Digital rithmetic and rithmetic Circuits igned/unsigned inary Numbers igned inary Number: binary number of fixed length whose sign (+/ ) is represented by one bit (usually M) and its magnitude
More informationFrame Relay 訊框中繼 FRSW S0/0 S0/1
Frame Relay 訊框中繼 將路由器設定為訊框中繼交換器以進行 frame relay 實驗 : 首先練習設定兩個埠的 frame relay switch FRSW S0/0 S0/1 介面 S0/0 介面 S0/1 102 201 DLI 102 DLI 201 Router(config)# hostname FRSW FRSW(config)# frame-relay switching
More information港專單一登入系統 (SSO) 讓本校的同學, 全日制及兼職老師只要一個登入帳戶, 便可同時使用由本校提供的網上系統及服務, 包括 Blackboard 網上學習平台, 港專電郵服務, 圖書館電子資料庫及其他教學行政系統.
港專單一登入系統 (SSO) 讓本校的同學, 全日制及兼職老師只要一個登入帳戶, 便可同時使用由本校提供的網上系統及服務, 包括 Blackboard 網上學習平台, 港專電郵服務, 圖書館電子資料庫及其他教學行政系統. 港專單一登入網站網址 http://portal.hkct.edu.hk (HKCT 之教職員, 學生 ) http://portal.ctihe.edu.hk (CTIHE 之教職員,
More informationFigure 1 Microsoft Visio
Pattern-Oriented Software Design (Fall 2013) Homework #1 (Due: 09/25/2013) 1. Introduction Entity relation (ER) diagrams are graphical representations of data models of relation databases. In the Unified
More informationMP3 Codec Design 吳炳飛教授. Chaotic Systems & Signal Processing Lab, CSSP Lab. CSSP Lab:
MP3 Codec Design 吳炳飛教授 國立交通大學 電機與控制工程學系 CSSP Lab: http://cssp.cn.nctu.edu.tw Chaotic Systems & Signal Processing Lab, CSSP Lab July 5, 2004 Chapter 1 Introduction to MP3 Chapter 1: Introduction to MP3
More informationChapter 7 Pointers ( 指標 )
Chapter Pointers ( 指標 ) Outline.1 Introduction.2 Pointer Variable Definitions and Initialization.3 Pointer Operators.4 Calling Functions by Reference.5 Using the const Qualifier with Pointers.6 Bubble
More informationSyntest Tool 使用說明. Speaker: Yu-Hsien Cheng Adviser: Kuen-Jong Lee. VLSI/CAD Training Course
Syntest Tool 使用說明 Speaker: Yu-Hsien Cheng Adviser: Kuen-Jong Lee yhc97@beethoven.ee.ncku.edu.tw VLSI/CAD Training Course Foreword Why testing? Class.2 Why Testing? Economics! Reduce test cost (enhance
More informationPC Link Mode. Terminate PC Link? Esc. [GO]/[Esc] - - [GO]/[Esc] 轉接座未放滿. Make auto accord with socket mounted? [GO]/[Esc] Copy to SSD E0000
Start SU-6808 EMMC Programmer V.0bd7 [ ]Link PC / [ ]Menu [ ] >.Select project.make new project.engineer mode.reset counter 5.Link to PC [ ] PC disconnected PC connected Select project SEM0G9C_A.prj Terminate
More information一般來說, 安裝 Ubuntu 到 USB 上, 不外乎兩種方式 : 1) 將電腦上的硬碟排線先予以排除, 將 USB 隨身碟插入主機, 以一般光碟安裝方式, 將 Ubuntu 安裝到 USB
Ubuntu 是新一代的 Linux 作業系統, 最重要的是, 它完全免費, 不光是作業系統, 連用軟體都不必錢 為什麼要裝在 USB 隨身碟上? 因為, 你可以把所有的軟體帶著走, 不必在每一台電腦上重新來一次, 不必每一套軟體裝在每一台電腦上都要再一次合法授權 以下安裝方式寫的是安裝完整的 Ubuntu- 企業雲端版本 V. 11.10 的安裝過程, 若是要安裝 Desktop 版本, 由於牽涉到
More information全面強化電路設計與模擬驗證. Addi Lin / Graser 2 / Sep / 2016
全面強化電路設計與模擬驗證 Addi Lin / Graser 2 / Sep / 2016 Agenda OrCAD Design Solution OrCAD Capture 功能應用 OrCAD Capture CIS 介紹 OrCAD PSpice 模擬與驗證 OrCAD Design Solution Powerful and Widely Used Design Solution Front-to-Back
More informationOxford isolution. 下載及安裝指南 Download and Installation Guide
Oxford isolution 下載及安裝指南 Download and Installation Guide 系統要求 個人電腦 Microsoft Windows 10 (Mobile 除外 ) Microsoft Windows 8 (RT 除外 ) 或 Microsoft Windows 7 (SP1 或更新版本 ) ( 網上下載 : http://eresources.oupchina.com.hk/oxfordisolution/download/index.html)
More informationBinary Addition. Add the binary numbers and and show the equivalent decimal addition.
Binary Addition The rules for binary addition are 0 + 0 = 0 Sum = 0, carry = 0 0 + 1 = 0 Sum = 1, carry = 0 1 + 0 = 0 Sum = 1, carry = 0 1 + 1 = 10 Sum = 0, carry = 1 When an input carry = 1 due to a previous
More informationChapter 3: part 3 Binary Subtraction
Chapter 3: part 3 Binary Subtraction Iterative combinational circuits Binary adders Half and full adders Ripple carry and carry lookahead adders Binary subtraction Binary adder-subtractors Signed binary
More informationSPI 功能使用方法 Application Note
1 適用產品 :SM59R16A2 / SM59R08A2 2 SPI 使用概述 : SPI 通信使用 4 個引腳, 分別為 SPI_: 當 master 時資料輸出 ; 當 slave 時資料輸入 SPI_: 當 master 時資料輸入 ; 當 slave 時資料輸出 SPI_SCK: SPI 的時脈信號由 master 主控產生 ; 資料 ( 輸出及輸入 ) 和時脈同步 SPI_SS: 此引腳功能唯有當作
More informationIncrease Productivity and Quality by New Layout Flow
Increase Productivity and Quality by New Layout Flow Jonathan / Graser 16 / Oct / 2015 Design Process Introduction CONSTRAINTS PLACEMENT FANOUT BREAKOUT ROUTING DELAY (ATE) NET-GROUP Topology & Delay Physical
More informationSSL VPN User Manual (SSL VPN 連線使用手冊 )
SSL VPN User Manual (SSL VPN 連線使用手冊 ) 目錄 前言 (Preface) 1. ACMICPC 2018 VPN 連線說明 -- Pulse Secure for Windows ( 中文版 ):... 2 2. ACMICPC 2018 VPN 連線說明 -- Pulse Secure for Linux ( 中文版 )... 7 3. ACMICPC 2018
More informationMultimedia Service Support and Session Management 鍾國麟
Multimedia Service Support and Session Management 鍾國麟 2003-9-31 1 1 Agenda Introduction What is Session? Definition Functions Why need Session Management 2G,Internet,3G SIP Basic Operation User Location
More informationRA8835. Dot Matrix LCD Controller Q&A. Preliminary Version 1.2. July 13, RAiO Technology Inc.
RAiO Dot Matrix LCD Controller Q&A Preliminary Version 1.2 July 13, 2009 RAiO Technology Inc. Copyright RAiO Technology Inc. 2009 Update History Version Date Description 1.0 July 13, 2009 Preliminary Version
More informationInTANK ir2771-s3 ir2772-s3. User Manual
InTANK ir2771-s3 ir2772-s3 User Manual » InTANK...1» InTANK ir2771-s3 & ir2772-s3 產品使用說明... 10 V1.1 Introduction Thank you for purchasing RAIDON products. This manual will introduce the InTANK ir2771-s3
More informationMid-term EXAM. 11/14/2009
Mid-term EXAM. 11/14/2009 1. (15%) Data Compression a) Encode the following characters using Huffman coding with the given frequencies: A(12), B(8), C(9), D(20), E(31), F(14), G(8) (-1 point if theree
More informationPreamble Ethernet packet Data FCS
Preamble Ethernet. packet Data FCS Destination Address Source Address EtherType Data ::: Preamble. bytes. Destination Address. bytes. The address(es) are specified for a unicast, multicast (subgroup),
More information桌上電腦及筆記本電腦安裝 Acrobat Reader 應用程式
On a desktop or notebook computer Installing Acrobat Reader to read the course materials The Course Guide, study units and other course materials are provided in PDF format, but to read them you need a
More information2009 OB Workshop: Structural Equation Modeling. Changya Hu, Ph.D. NCCU 2009/07/ /07/03
Amos Introduction 2009 OB Workshop: Structural Equation Modeling Changya Hu, Ph.D. NCCU 2009/07/02- 2 Contents Amos Basic Functions Observed Variable Path Analysis Confirmatory Factor Analysis Full Model
More informationJava 程式設計基礎班 (7) 莊坤達台大電信所網路資料庫研究室. Java I/O. Class 7 1. Class 7 2
Java 程式設計基礎班 (7) 莊坤達台大電信所網路資料庫研究室 Email: doug@arbor.ee.ntu.edu.tw Class 7 1 回顧 Java I/O Class 7 2 Java Data Structure 動態資料結構 Grow and shrink at execution time Several types Linked lists Stacks Queues Binary
More information描述性資料採礦 Descriptive Data Mining
描述性資料採礦 Descriptive Data Mining 李御璽 (Yue-Shi Lee) 銘傳大學資訊工程學系 leeys@mail.mcu.edu.tw Agenda Cluster Analysis ( 集群分析 ) 找出資料間的內部結構 Association Rules ( 關聯規則 ) 找出那些事件常常一起出現 Sequence Clustering ( 時序群集 ) Clustering
More informationJAVA Programming Language Homework V: Overall Review
JAVA Programming Language Homework V: Overall Review ID: Name: 1. Given the following Java code: [5 points] 1. public class SimpleCalc { 2. public int value; 3. public void calculate(){ value = value +
More informationAllegro SPB V16 Advance
Allegro SPB V16 Advance Allegro SPB 16.2 Advance Import Logic Back Annotate Netlist Compare Advanced Placement Constraint Management Differential Pair Import Logic Other Cadence Import Logic Other 利用 Other
More informationRENESAS BLE 實作課程 Jack Chen Victron Technology CO., LTD 2015 Renesas Electronics Corporation. All rights reserved.
RENESAS BLE 實作課程 2016-01-21 Jack Chen Jack.chen@victron.com.tw Victron Technology CO., LTD AGENDA CS+ & Renesas Flash Programmer 安裝 3 Renesas Flash Programmer 燒錄介紹 6 CS+ 介面介紹 11 CS+ 開啟 Project & 使用教學 14
More information購票流程說明 How To purchase The Ticket?
購票流程說明 How To purchase The Ticket? 步驟 1: 點選 登入 Click 登入 Login (You have to login before purchasing.) 步驟 2: 若已是會員請填寫會員帳號 密碼, 點選 登入 若非會員請點選 註冊 If you are the member of PB+, Please login. If not, please register.
More informationUAK1-C01 USB Interface Data Encryption Lock USB 資料加密鎖. Specifications for Approval
Product Definition C-MING Product Semi-finished Product OEM/ODM Product Component USB Interface Data Encryption Lock USB 資料加密鎖 Specifications for Approval Approval Manager Issued By Revision History Revision
More informationGPIB 儀器控制之概念及軟硬體介紹 研華股份有限公司 工業自動化事業群
GPIB 儀器控制之概念及軟硬體介紹 研華股份有限公司 工業自動化事業群 Outline 1. Introduction to Adavntech GPIB Card 2. Introduction to IEEE 488.1 3. Introduction to IEEE 488.2 & SCPI GPIB History General Purpose Interface Bus 由 HP 於
More informationUse of SCTP for Handoff and Path Selection Strategy in Wireless Network
Use of SCTP for Handoff and Path Selection Strategy in Wireless Network Huai-Hsinh Tsai Grad. Inst. of Networking and Communication Eng., Chaoyang University of Technology s9530615@cyut.edu.tw Lin-Huang
More informationDepartment of Computer Science and Engineering National Sun Yat-sen University Data Structures - Final Exam., Jan. 9, 2017
Department of Computer Science and Engineering National Sun Yat-sen University Data Structures - Final Exam., Jan. 9, 2017 1. Multiple choices (There may be zero or more correct answers. If there is no
More informationVersion Control with Subversion
Version Control with Subversion 指導教授郭忠義 邱茂森 95598051 1 Table of contents (1) Basic concepts of subversion (1)What is Subversion (2)Version Control System (3)Branching and tagging (4) Repository and Working
More informationArithmetic Circuits. Nurul Hazlina Adder 2. Multiplier 3. Arithmetic Logic Unit (ALU) 4. HDL for Arithmetic Circuit
Nurul Hazlina 1 1. Adder 2. Multiplier 3. Arithmetic Logic Unit (ALU) 4. HDL for Arithmetic Circuit Nurul Hazlina 2 Introduction 1. Digital circuits are frequently used for arithmetic operations 2. Fundamental
More informationPassword Protection 此篇文章說明如何在程式中加入密碼保護的機制, 當程式開啟, 使用者必須先輸入使用者帳號及密碼, 若是合法使用者才能進入應用程式
Password Protection 此篇文章說明如何在程式中加入密碼保護的機制, 當程式開啟, 使用者必須先輸入使用者帳號及密碼, 若是合法使用者才能進入應用程式 Step 1. 使用 Visual C++ 6.0 產生一個 MFC Application 1) Project name: PasswordProtection 2) Project type: MFC AppWizard(exe)
More information4Affirma Analog Artist Design Flow
4Affirma Analog Artist Design Flow Getting Started 1. 登入工作站 : Username : trainaxx Password : train0xx 其中 XX 代表工作站名字的號碼, 例如工作站名字叫做 traina01 的話,XX 就是 01 2. 先確定是否進入 Solaris 作業系統的 Common Desktop Environment(CDE)
More informationWhat is a Better Program?
軟體的特性 What is a Better Program? 軟體之所謂軟 因為沒有 硬性 不可變 不可挑戰的規則 好處 : 彈性很大, 山不轉路轉, 沒有標準答案, 正常運作就好 C++ Object Oriented Programming 壞處 : 很多小問題合在一起不斷放大, 到處藏污納垢, 沒有標準答案, 不知道到底對了沒有 解決方法 Pei-yih Ting Coding styles
More informationFrom Suffix Trie to Suffix Tree
Outline Exact String Matching Suffix tree an extremely powerful data structure for string algorithms Input: P and S. Output: All occurrences of P in S. Time: O( P + S ) Technique: Z values of PS. Z(i +
More informationJava 程式設計基礎班 (7) 劉根豪台大電機所網路資料庫研究室. Java I/O. Class 7 1. Class 7
Java 程式設計基礎班 (7) 劉根豪台大電機所網路資料庫研究室 Email: kenliu@arbor.ee.ntu.edu.tw 1 回顧 Java I/O 2 1 Java Data Structure 動態資料結構 執行的時候可以動態變大或縮小 類型 Linked lists Stacks Queues Binary trees 3 自我參考類別 (self-referential classes)
More information外薦交換生線上申請系統操作說明 Instruction on Exchange Student Online Application System. [ 中文版 ] [English Version]
外薦交換生線上申請系統操作說明 Instruction on Exchange Student Online Application System [ 中文版 ] [English Version] 線上申請流程說明 申請系統網址 : http://schwebap.nccu.edu.tw/zeweb/exgstdapply/ 1. 建立新帳號 : 請輸入姓名 生日 email 做為未來登入系統用
More informationCO Computer Architecture and Programming Languages CAPL. Lecture 9
CO20-320241 Computer Architecture and Programming Languages CAPL Lecture 9 Dr. Kinga Lipskoch Fall 2017 A Four-bit Number Circle CAPL Fall 2017 2 / 38 Functional Parts of an ALU CAPL Fall 2017 3 / 38 Addition
More informationTwin API Guide. How to use Twin
Twin API Guide How to use Twin 1 目錄 一 Cycle Job------------------------------------------------------------------------------------P3 二 Twin Action Table-----------------------------------------------------------------------P4-5
More information用於網頁版權保護的資訊隱藏方法. A Steganographic Method for Copyright Protection of Web Pages
用於網頁版權保護的資訊隱藏方法 A Steganographic Method for Copyright Protection of Web Pages Ya-Hui Chang( 張雅惠 ) and Wen-Hsiang Tsai( 蔡文祥 ) Department of Computer & Information Science National Chiao Tung University
More informationDr. Whai-En Chen. Institute of Computer Science and Information Engineering National Ilan University TEL: #340
IPv6 Transition ( 轉移機制 ) Dr. Whai-En Chen Assistant Professor Institute of Computer Science and Information Engineering National Ilan University wechen@niu.edu.twedu TEL: +886-3-9357400#340 http://alan.ipv6.club.tw
More informationBINARY SYSTEM. Binary system is used in digital systems because it is:
CHAPTER 2 CHAPTER CONTENTS 2.1 Binary System 2.2 Binary Arithmetic Operation 2.3 Signed & Unsigned Numbers 2.4 Arithmetic Operations of Signed Numbers 2.5 Hexadecimal Number System 2.6 Octal Number System
More informationNCCU 資訊碩專班 Advanced Programming Languages
NCCU 資訊碩專班 Advanced Programming Languages 高等程式語言 Instructor: 資科系陳恭副教授 Spring 2006 Lecture 5: Variables, Assignment, Block, Store More Semantic Concepts Variable Model Binding Concept Blocks and Scopes
More informationSoftware Architecture Case Study: Applying Layer in SyncFree
Software Architecture Case Study: Applying Layer in SyncFree Chien-Tsun Chen Department of Computer Science and Information Engineering National Taipei University of Technology, Taipei 06, Taiwan ctchen@ctchen.idv.tw
More informationQuick Installation Guide for Connectivity Adapter Cable CA-42
9235663_CA42_1_en.fm Page 1 Monday, September 13, 2004 11:26 AM Quick Installation Guide for Connectivity Adapter Cable CA-42 9235645 Issue 1 Nokia, Nokia Connecting People and Pop-Port are registered
More information報告人 / 主持人 : 林寶樹 Colleges of Computer Science & ECE National Chiao Tung University
行動寬頻尖端技術跨校教學聯盟 - 行動寬頻網路與應用 MiIoT ( Mobile intelligent Internet of Things) 報告人 / 主持人 : 林寶樹 Colleges of Computer Science & ECE National Chiao Tung University Aug 14, 2015 課程簡介 課程綱要 實作平台評估 2 背景說明 目前雲端與行動寬頻緊密結合,
More information微算機原理與實驗 Principle of Microcomputer(UEE 2301/1071 )
微算機原理與實驗 (UEE 2301/1071 ) Chap 6. MCS-51 Instruction sets 宋開泰 Office:EE709 Phone:5731865( 校內分機 :31865) E-mail:ktsong@mail.nctu.edu.tw URL:http://isci.cn.nctu.edu.tw 1 Lab#3 5 x 7 單色點矩陣 LED(Dot Matrix)
More informationUNIX Basics + shell commands. Michael Tsai 2017/03/06
UNIX Basics + shell commands Michael Tsai 2017/03/06 Reading: http://www.faqs.org/docs/artu/ch02s01.html Where UNIX started Ken Thompson & Dennis Ritchie Multics OS project (1960s) @ Bell Labs UNIX on
More informationChapter 2 (Part 2) Instructions: Language of the Computer
Chapter 2 (Part 2) Instructions: Language of the Computer 陳瑞奇 (J.C. Chen) 亞洲大學資訊工程學系 Adapted from class notes by Prof. C.T. King, NTHU, Prof. M.J. Irwin, PSU and Prof. D. Patterson, UCB 1 2.6 Logical Operations
More informationChapter 4 (Part IV) The Processor: Datapath and Control (Parallelism and ILP)
Chapter 4 (Part IV) The Processor: Datapath and Control (Parallelism and ILP) 陳瑞奇 (J.C. Chen) 亞洲大學資訊工程學系 Adapted from class notes by Prof. M.J. Irwin, PSU and Prof. D. Patterson, UCB 4.10 Instruction-Level
More informationOracle Database 11g Overview
Oracle Database 11g Overview Charlie 廖志華倍力資訊資深系統顧問 Great Year for Oracle Database Database Market Database for SAP 14.3% 48.6% 9% 3% 17% 4% 15.0% 22.0% 67% Oracle IBM Microsoft Other
More information实验三十三 DEIGRP 的配置 一 实验目的 二 应用环境 三 实验设备 四 实验拓扑 五 实验要求 六 实验步骤 1. 掌握 DEIGRP 的配置方法 2. 理解 DEIGRP 协议的工作过程
实验三十三 DEIGRP 的配置 一 实验目的 1. 掌握 DEIGRP 的配置方法 2. 理解 DEIGRP 协议的工作过程 二 应用环境 由于 RIP 协议的诸多问题, 神州数码开发了与 EIGRP 完全兼容的 DEIGRP, 支持变长子网 掩码 路由选择参考更多因素, 如带宽等等 三 实验设备 1. DCR-1751 三台 2. CR-V35FC 一条 3. CR-V35MT 一条 四 实验拓扑
More informationBTC, EMPREX Wireless Keybaord +Mouse + USB dongle. 6309URF III Quick Installation Guide
BTC, EMPREX 6309URF III Quick Installation Guide Hardware Installation 1. Plug the dongle receiver connector into your available USB port on PC. 2. Make sure the batteries of the keyboard and mouse are
More informationDavid M. Kroenke and David J. Auer Database Processing Fundamentals, Design, and Implementation
David M. Kroenke and David J. Auer Database Processing Fundamentals, Design, and Implementation Chapter Six: Transforming Data Models into Database Designs 6-1 Chapter Objectives To understand how to transform
More informationEZCast Docking Station
EZCast Docking Station Quick Start Guide Rev. 2.00 Introduction Thanks for choosing EZCast! The EZCast Docking Station contains the cutting-edge EZCast technology, and firmware upgrade will be provided
More informationC B A B B C C C C A B B A B C D A D D A A B D C C D D A B D A D C D B D A C A B
高雄市立右昌國中 106 學年度第二學期第二次段考三年級考科答案 國文科 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. C B D C A C B A D B 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. D C B A D C A B D B 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. C B D C B B C
More informationLotusphere Comes to You 輕鬆打造 Web 2.0 入口網站 IBM Corporation
輕鬆打造 Web 2.0 入口網站 2007 IBM Corporation 議程 Web 2.0 新特性一覽 Web 2.0 入口網站主題開發 用戶端聚合技術 PortalWeb2 主題 開發 AJAX portlets 程式 總結 JSR 286 及 WSRP 2.0 對 AJAX 的支援 AJAX 代理 用戶端 portlet 編程模型 Web 2.0 特性一覽 WP 6.1 提供的 Web
More informationInTANK ir2622 User Manual
InTANK ir2622 User Manual » InTANK...1» InTANK ir2622 產品使用說明... 12 V1.2 » InTANK Introduction Thank you for purchasing RAIDON products. This manual will introduce the InTANK ir2622 Series. Before using
More informationEZCast Wire User s Manual
EZCast Wire User s Manual Rev. 2.01 Introduction Thanks for choosing EZCast! The EZCast Wire contains the cutting-edge EZCast technology, and firmware upgrade will be provided accordingly in order to compatible
More information購票流程說明 How To purchase The Ticket?
購票流程說明 How To purchase The Ticket? 步驟 1: 已是會員請點選 登入, 選擇 2016 WTA 臺灣公開賽 Taiwan Open tickets Step1:If You are the member, please Click 登入 Click to the column: 2016 WTA 臺灣公開賽 Taiwan Open tickets Click 登入
More informationEZCast Wire. User s Manual. Rev. 2.00
EZCast Wire User s Manual Rev. 2.00 Introduction Thanks for choosing EZCast! The EZCast Wire contains the cutting-edge EZCast technology, and firmware upgrade will be provided accordingly in order to compatible
More information虛擬機 - 惡意程式攻防的新戰場. 講師簡介王大寶, 小時候大家叫他王小寶, 長大後就稱王大寶, 目前隸屬一神祕單位. 雖然佯稱興趣在看書與聽音樂, 但是其實晚上都在打 Game. 長期於系統最底層打滾, 熟悉 ASM,C/C++,
王大寶, PK 虛擬機 - 惡意程式攻防的新戰場 講師簡介王大寶, 小時候大家叫他王小寶, 長大後就稱王大寶, 目前隸屬一神祕單位. 雖然佯稱興趣在看書與聽音樂, 但是其實晚上都在打 Game. 長期於系統最底層打滾, 熟悉 ASM,C/C++, 對於資安毫無任何興趣, 也無經驗, 純粹是被某壞人騙上台, 可以說是不可多得的素人講師!! 議程大綱 : 現今的 CPU 都支援虛擬化專用指令集, 讓 VM
More informationInTANK ir2623-s3 User Manual
InTANK ir2623-s3 User Manual » InTANK...1» InTANK ir2623-s3 產品使用說明...12 V1.0 » InTANK Introduction Thank you for purchasing RAIDON products. This manual will introduce the IR2623-S3 Series. Before using
More informationSystem Programming. System Software: An Introduction to Systems Programming. Leland L. Beck 3rd Edition Addison-Wesley, 1997
System Programming System Software: An Introduction to Systems Programming Leland L. Beck 3rd Edition Addison-Wesley, 1997 1 http://web.thu.edu.tw/ctyang/ 2 http://hpc.csie.thu.edu.tw/ 3 Score List Participation:
More informationSemester Transition Point. EE 109 Unit 11 Binary Arithmetic. Binary Arithmetic ARITHMETIC
1 2 Semester Transition Point EE 109 Unit 11 Binary Arithmetic At this point we are going to start to transition in our class to look more at the hardware organization and the low-level software that is
More informationCrafting a Compiler with C (VI) 資科系 林偉川. Scanner generator
Crafting a Compiler with C (VI) 資科系 林偉川 Scanner generator How regular expressions and related information are presented to generators Obtain a lexical analyzer by generating automatically from regular
More informationTriangle - Delaunay Triangulator
Triangle - Delaunay Triangulator eryar@163.com Abstract. Triangle is a 2D quality mesh generator and Delaunay triangulator. Triangle was created as part of the Quake project in the school of Computer Science
More informationSOHOTANK PD3500+ User Manual
SOHOTANK PD3500+ User Manual » SOHORAID SR2 Series User Manual.3» SOHORAID SR2 系列產品使 用說明.. 14 2 Introduction Thank you for purchasing STARDOM products. This manual will introduce the SOHOTANK PD3500+ Series.
More informationChapter 4 Arithmetic Functions
Logic and Computer Design Fundamentals Chapter 4 Arithmetic Functions Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Overview Iterative combinational
More informationCLAD 考前準備 與 LabVIEW 小技巧
CLAD 考前準備 與 LabVIEW 小技巧 NI 技術行銷工程師 柯璟銘 (Jimmy Ko) jimmy.ko@ni.com LabVIEW 認證 Certified LabVIEW Associate Developer (LabVIEW 基礎認證 ) Certified LabVIEW Associate Developer LabVIEW 全球認證 40 題 (37 題單選,3 題複選
More informationEnglish G H. Package Contents. Hardware Requirements. Technical Specifications. Device Overview. MSI DS502 GAMING HEADSET User Guide
Package Contents MSI DS502 GAMING HEADSET User Guide Hardware Requirements PC with USB port Windows 8.1/8/7/XP English Technical Specifications Headphones * Drivers : Ø40mm * Sensitivity (S.P.L) : 105
More informationBasic Arithmetic (adding and subtracting)
Basic Arithmetic (adding and subtracting) Digital logic to show add/subtract Boolean algebra abstraction of physical, analog circuit behavior 1 0 CPU components ALU logic circuits logic gates transistors
More informationChapter 3 Part 2 Combinational Logic Design
University of Wisconsin - Madison ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 3 Part 2 Combinational Logic Design Originals by: Charles R. Kime and Tom
More informationUnderstanding IO patterns of SSDs
固态硬盘 I/O 特性测试 周大 众所周知, 固态硬盘是一种由闪存作为存储介质的数据库存储设备 由于闪存和磁盘之间物理特性的巨大差异, 现有的各种软件系统无法直接使用闪存芯片 为了提供对现有软件系统的支持, 往往在闪存之上添加一个闪存转换层来实现此目的 固态硬盘就是在闪存上附加了闪存转换层从而提供和磁盘相同的访问接口的存储设备 一方面, 闪存本身具有独特的访问特性 另外一方面, 闪存转换层内置大量的算法来实现闪存和磁盘访问接口之间的转换
More informationPrevious on Computer Networks Class 18. ICMP: Internet Control Message Protocol IP Protocol Actually a IP packet
ICMP: Internet Control Message Protocol IP Protocol Actually a IP packet 前 4 个字节都是一样的 0 8 16 31 类型代码检验和 ( 这 4 个字节取决于 ICMP 报文的类型 ) ICMP 的数据部分 ( 长度取决于类型 ) ICMP 报文 首部 数据部分 IP 数据报 ICMP: Internet Control Message
More informationCitrix CloudGateway. aggregate control. all apps and data to any device, anywhere
Citrix CloudGateway aggregate control all apps and data to any device, anywhere Agenda 1. What s Cloud Gateway? 2. Cloud Gateway Overview 3. How it works? What s Cloud Gateway? It s all about the apps
More informationUbiquitous Computing Using SIP B 朱文藝 B 周俊男 B 王雋伯
Ubiquitous Computing Using SIP B91902039 朱文藝 B91902069 周俊男 B91902090 王雋伯 Outline Ubiquitous Computing Using SIP 1. Introduction 2. Related Work 3. System Architecture 4. Service Example 1. Introduction
More informationEE 109 Unit 6 Binary Arithmetic
EE 109 Unit 6 Binary Arithmetic 1 2 Semester Transition Point At this point we are going to start to transition in our class to look more at the hardware organization and the low-level software that is
More information微處理機系統 吳俊興高雄大學資訊工程學系. February 21, What are microprocessors (µp)? What are the topics of this course? Why to take this course?
微處理機系統 吳俊興高雄大學資訊工程學系 February 21, 2005 processor, central processing unit (CPU) A silicon chip which forms the core of a microcomputer The heart of the microprocessor-based computer system Concept of what
More informationScale of Fees (Applicable from 18 June 2017) Data Access Request consists of (i) Data Enquiry Request and (ii) Copy of Personal Medical Records
Grantham Hospital Health Information & Records Office G/F, Main Block, 125 Wong Chuk Hang Road, Aberdeen, Hong Kong Tel.: 2518 2203 Fax: 2555 7319 Opening hours: Monday - Friday: 9 a.m. to 1 p.m. and 2:00
More informationMicrocomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
More informationChapter 4. Channel Coding and Error Control
Chapter 4 Channel Coding and Error Control Adapted from class notes by Prof. Leszek T. Lilien, CS, Western Michigan University and Prof. Dharma P. Agrawal & Qing-An Zeng, University of Cincinnati Most
More informationPractical Experience on CUDA
Practical Experience on CUDA Fang-an Kuo DATE:1/16/09 Outline Parallel loop via CUDA CUDA 簡介以 3D Array 之元素和為例傳統迴圈計算其元素和 (Sum) 利用 CUDA 平行計算元素和效能比較 FFT via CUDA FFTW 3.2alpha CUFFT 範例效能比較 Matrix multiplication
More informationChapter 7: Deadlocks. Operating System Concepts 9 th Edition
Chapter 7: Deadlocks Silberschatz, Galvin and Gagne 2013 Chapter Objectives To develop a description of deadlocks, which prevent sets of concurrent processes from completing their tasks To present a number
More informationUser's Guide (Setup) N F/132F, EXP320J NEC Express5800/320Fd-LR N F/133F, EXP320K NEC Express5800/320Fd-MR
N8800-122F/132F, EXP320J NEC Express5800/320Fd-LR N8800-123F/133F, EXP320K NEC Express5800/320Fd-MR User's Guide (Setup) 4th Edition 10-2008 856-127506-102-D PROPRIETARY NOTICE AND LIABILITY DISCLAIMER
More information第九章結構化查詢語言 SQL - 資料定義語言 (DDL) 資料庫系統設計理論李紹綸著
第九章結構化查詢語言 SQL - 資料定義語言 (DDL) 資料庫系統設計理論李紹綸著 SQL 的資料定義語言 本章內容 建立資料表 修改資料表 刪除資料表 FOREIGN KEY 外鍵條件約束與資料表關聯性 2 資料定義語言可分為下列三種 : SQL 的資料定義語言 CREATE TABLE 指令 : 用來建立一個基底關聯表, 和設定關聯表相關的完整性限制 CREATE VIEW 指令 : 用來建立一個視界,
More informationOperating manual. LawMate WN7911B-ZZ. WiFi Module V 01
羅美國際有限公司 /LawMate International Co., Ltd. 台北市內湖區文湖街 60 巷 34 號 3 樓 /3F, No.34, Lane 60, Wenhu St., Taipei, Taiwan TEL:+886 2-8797-5728 / FAX:+886 2-8797-5727 Operating manual Operating manual LawMate WN7911B-ZZ
More informationChapter 1 Introduction to Computers, the Internet, and the Web
Chapter 1 Introduction to Computers, the Internet, and the Web Java technologies are classified into three editions: 1. Standard (J2SE technology) 2. Micro (J2ME technology) 3. Enterprise (J2EE technology)
More informationImage Super-Resolution via Sparse Representation
Image Super-Resolution via Sparse Representation Jianchao Yang, John Wright, Thomas Huang and Yi Ma accepted by IEEE Trans. on Image Processing 2010 Presented by known 2010/4/20 1 Super-Resolution Techniques
More informationThe notice regarding Participation Ways of our global distributor video conference on Feb. 5.
The notice regarding Participation Ways of our global distributor video conference on Feb. 5. On Feb.5, 2010 Los Angeles time, between 5:00 PM - 7:00 PM, we will convene an important global distributor
More information國立交通大學 資訊工程學系 碩士論文 應用層多播線上即時串流 指導教授 : 張明峰教授 研究生 : 張雅智 中華民國九十五年六月. Application-Layer Multicast for Live streaming
國立交通大學 資訊工程學系 碩士論文 應用層多播線上即時串流 Application-Layer Multicast for Live streaming 指導教授 : 張明峰教授 研究生 : 張雅智 中華民國九十五年六月 應用層多播線上即時串流 Application-Layer Multicast for Live streaming 研究生 : 張雅智指導教授 : 張明峰教授 Student:
More informationReview. LIBRARY list of library names; USE library.package.object; ENTITY entity_name IS generic declarations PORT ( signal_name(s): mode signal_type;
LIBRARY list of library names; USE library.package.object; Review ENTITY entity_name IS generic declarations PORT ( signal_name(s): mode signal_type; signal_name(s) : mode signal_type); END ENTITY entity_name;
More informationC A R I T A S M E D I C A L C E N T R E 明愛醫院 Rev. (A) (B) (C) (D) D A T A A C C E S S R E Q U E S T ( D A R ) 查閱資料要求申請須知
C A R I T A S M E D I C A L C E N T R E 明愛醫院 Rev. D A T A A C C E S S R E Q U E S T ( D A R ) 查閱資料要求申請須知 18 June 2017 (A) (B) (C) Under normal circumstances, the requested personal data will be sent to
More information私有雲公有雲的聯合出擊 領先的運算, 儲存與網路虛擬化技術 靈活的計費模式與經濟性 支援廣大的商業應用場景 涵蓋各類型雲服務 類標準的企業資料中心架構 全球規模與快速部署. 聯合設計的解決方案可為客戶提供最佳的 VMware 和 AWS
私有雲公有雲的聯合出擊 領先的運算, 儲存與網路虛擬化技術 支援廣大的商業應用場景 類標準的企業資料中心架構 靈活的計費模式與經濟性 涵蓋各類型雲服務 全球規模與快速部署 聯合設計的解決方案可為客戶提供最佳的 VMware 和 AWS VMware Cloud on AWS 使用場景 A B C D 雲端遷移資料中心延伸災難備援次世代應用程式 Consolidate Migrate Maintain
More informationVB 拼圖應用 圖形式按鈕屬性 資科系 林偉川
VB 拼圖應用 資科系 林偉川 圖形式按鈕屬性 Style 屬性 0 ( 標準外觀 ),1( 圖片外觀 ) Picture 屬性 圖形檔案 (VB6) image 屬性 圖形檔案 (VB.NET) Left=Top=0 Width=2052,Height=2052 共有九張圖 1.jpg 9.jpg Form1 執行時視窗為最大化 Windowstate 設為 2 2 1 執行結果 3 path$
More information