Wireless Base Band Device (bbdev) Amr Mokhtar DPDK Summit Userspace - Dublin- 2017

Size: px
Start display at page:

Download "Wireless Base Band Device (bbdev) Amr Mokhtar DPDK Summit Userspace - Dublin- 2017"

Transcription

1 Wireless Base Band Device (bbdev) Amr Mokhtar DPDK Summit Userspace - Dublin- 2017

2 why baseband..? MAC Tx Data Downlink * Reference: 3GPP TS &

3 architecture Common programing framework for wireless workloads DPDK Application Application facing API librte_bbdev Seamless HW/SW abstraction interface for underlying operations bbdev HW driver bbdev SW driver Driver facing API bbdev SW driver bbdev SW driver Pluggable driver support for various stages of wireless packet processing (new driver registers itself and reports its capabilities) Software Hardware FPGA or Fixed Function Accel. SW Turbo lib SW FFT/iFFT lib SW Modulation Mapper lib

4 workflow Device stopped rte_eal_init() rte_bbdev_count() rte_bbdev_info_get() Device Configuration rte_bbdev_close() Device identified rte_bbdev_configure() rte_bbdev_configure() Device stopped Device configured rte_bbdev_stop() Queues configured rte_bbdev_queue_configure() rte_bbdev_start() rte_bbdev_enqueue_ops() Device running rte_bbdev_start() rte_bbdev_dequeue_ops()

5 lookaside model - hardware 1. Application calls the API to submit an offload request to the user-space device driver 2. Driver forms the descriptor in ring in memory, including pointers to data buffers 3. The driver enqueues the descriptor by writing to the relevant MMIO Register 4. The driver returns from the API call back to the application thread 5. HW DMA reads the descriptor(s) created in step 2, and input data buffers 6. HW performs the operation(s) 7. Once complete the HW will DMA write the output buffers and overwrite the descriptor(s) indicating to SW that this request is complete. 8. Application calls to API to check for completed requests (dequeue) 9. Driver checks if response descriptors have been written back 10. Driver returns results to application if descriptors have been written back, or empty response if not. Software Hardware 1. enqueue_ops() 2. Form hw request descriptor(s) 3. Enqueue request descriptor(s) (MMIO write) DPDK Enqueue Thread 5. DMA read descriptor, and input data 4. Ret N 1 0 Turbo Dec/Enc Dequeue Thread 8. dequeue_ops() 6. Perform Operation(s) 10. Ret 9. Consume response descriptor(s), if available SW Descriptor Rings 7. DMA write results back and update descriptor * Enqueue thread and dequeue thread may be the same

6 lookaside model - software 1. Application calls the API to submit an offload request to the user-space device driver 2. Driver forms its internal structures and perform operation(s) sequentially. 3. The driver enqueues the outcomes to internal software rings. 4. The driver returns from the API call back to the application thread. 5. Application calls to API to check for completed requests (dequeue). 6. Driver checks if some results were produced on the tip of the ring, then pull it out. 7. Driver returns the pulled out results to application if there were any available, or empty response if not. Software Enqueue Thread 1. enqueue_ops() 2. Perform Operation(s) 3. Produce to sw ring DPDK Turbo Dec/Enc 4. Ret N 1 0 Dequeue Thread 5. dequeue_ops() 7. Ret 6. Consume from sw ring, if available Queue SW Rings Hardware * Enqueue thread and dequeue thread may be the same

7 Note on mbuf* usage in bbdev mbuf seg#1 mbuf seg#2 mbuf seg#3 mbuf seg#n CB #1 CB #2 CB #3... CB #n op_data->offset op_data->length Transport Block (TB) /** Data input and output buffer for Turbo operations */ struct rte_bbdev_op_data { struct rte_mbuf *data; /**< First mbuf segment with input/output data. Each segment represents * one Code Block. */ uint32_t offset; /**< The starting point for the Turbo input/output, in bytes, from the * start of the first segment's data buffer. It must be smaller than the * first segment's data_len! */ uint32_t length; /**< Length of Transport Block - number of bytes for Turbo Encode/Decode * operation for input; length of the output for output operation. */ }; * This mbuf formality is experimental and subject to change

8 bbdev APIs Device Management APIs Queue Management APIs Operation Management APIs Interrupts Support APIs Statistics APIs

9 bbdev APIs >> Device creation is based on the same principles as DPDK cryptodev and ethdev. Register driver configuration structure with DPDK EAL using the existing RTE_PMD_REGISTER_PCI macro. Physical devices are identified by PCI ID during the EAL PCI scan and allocated a unique device identifier. Device initiation is also along the same principles as DPDK cryptodev and ethdev. Devices are first configured int rte_bbdev_configure(uint8_t dev_id, uint16_t num_queues, const struct rte_bbdev_conf *conf); Devices queues are then configured before the device is started and used. int rte_bbdev_queue_configure(uint8_t dev_id, uint16_t queue_id, const struct rte_bbdev_queue_conf *conf)

10 bbdev APIs Device Management uint8_t rte_bbdev_count(void); bool rte_bbdev_is_valid(uint8_t dev_id); uint8_t rte_bbdev_next(uint8_t dev_id); int rte_bbdev_configure(uint8_t dev_id, uint16_t num_queues, const struct rte_bbdev_conf *conf); int rte_bbdev_info_get(uint8_t dev_id, struct rte_bbdev_info *dev_info); int rte_bbdev_start(uint8_t dev_id); int rte_bbdev_stop(uint8_t dev_id); int rte_bbdev_close(uint8_t dev_id);

11 bbdev APIs Queue Management int rte_bbdev_queue_configure(uint8_t dev_id, uint16_t queue_id, const struct rte_bbdev_queue_conf *conf); int rte_bbdev_queue_start(uint8_t dev_id, uint16_t queue_id); int rte_bbdev_queue_stop(uint8_t dev_id, uint16_t queue_id); int rte_bbdev_queue_info_get(uint8_t dev_id, uint16_t queue_id, struct rte_bbdev_queue_info *dev_info); /** Different operation types supported by the device */ enum rte_bbdev_op_type { RTE_BBDEV_OP_NONE, /**< Dummy operation that does nothing */ RTE_BBDEV_OP_TURBO_DEC, /**< Turbo decode */ RTE_BBDEV_OP_TURBO_ENC, /**< Turbo encode */ RTE_BBDEV_OP_TYPE_COUNT, /**< Count of different op types */ };

12 DPDK BBDEV APIs Operation Management static inline uint16_t rte_bbdev_enqueue_ops(uint8_t dev_id, uint16_t queue_id, struct rte_bbdev_op **ops, uint16_t num_ops) static inline uint16_t rte_bbdev_dequeue_ops(uint8_t dev_id, uint16_t queue_id, struct rte_bbdev_op **ops, uint16_t num_ops) /** Structure specifying a single operation */ struct rte_bbdev_op { enum rte_bbdev_op_type type; /**< Type of this operation */ int status; /**< Status of operation that was performed */ struct rte_mempool *mempool; /**< Mempool which op instance is in */ void *opaque_data; /**< Opaque pointer for user data */ }; union { struct rte_bbdev_op_turbo_dec *turbo_dec; struct rte_bbdev_op_turbo_enc *turbo_enc; };

13 bbdev APIs Interrupt Support int rte_bbdev_callback_register(uint8_t dev_id, enum rte_bbdev_event_type event, rte_bbdev_cb_fn cb_fn, void *cb_arg); int rte_bbdev_callback_unregister(uint8_t dev_id, enum rte_bbdev_event_type event, rte_bbdev_cb_fn cb_fn, void *cb_arg); int rte_bbdev_queue_intr_enable(uint8_t dev_id, uint16_t queue_id); int rte_bbdev_queue_intr_disable(uint8_t dev_id, uint16_t queue_id); int rte_bbdev_queue_intr_ctl(uint8_t dev_id, uint16_t queue_id, int epfd, int op, void *data);

14 bbdev APIs Statistics int rte_bbdev_stats_get(uint8_t dev_id, struct rte_bbdev_stats *stats); int rte_bbdev_stats_reset(uint8_t dev_id); int rte_bbdev_info_get(uint8_t dev_id, struct rte_bbdev_info *dev_info);

15 Questions? Amr Mokhtar

Baseband Device Drivers. Release

Baseband Device Drivers. Release Baseband Device Drivers Release 18.02.1 April 23, 2018 CONTENTS 1 BBDEV null Poll Mode Driver 1 1.1 Limitations....................................... 1 1.2 Installation.......................................

More information

Baseband Device Drivers. Release rc1

Baseband Device Drivers. Release rc1 Baseband Device Drivers Release 19.02.0-rc1 December 23, 2018 CONTENTS 1 BBDEV null Poll Mode Driver 1 1.1 Limitations....................................... 1 1.2 Installation.......................................

More information

lib/librte_ipsec A NATIVE DPDK IPSEC LIBRARY UPDATE 2018/12 DECLAN DOHERTY, MOHAMMAD ABDUL AWAL, KONSTANTIN ANANYEV

lib/librte_ipsec A NATIVE DPDK IPSEC LIBRARY UPDATE 2018/12 DECLAN DOHERTY, MOHAMMAD ABDUL AWAL, KONSTANTIN ANANYEV x lib/librte_ipsec A NATIVE DPDK IPSEC LIBRARY UPDATE 2018/12 DECLAN DOHERTY, MOHAMMAD ABDUL AWAL, KONSTANTIN ANANYEV /intro Create a DPDK native high performance library for IPsec processing. Develop

More information

Supporting Cloud Native with DPDK and containers KEITH INTEL CORPORATION

Supporting Cloud Native with DPDK and containers KEITH INTEL CORPORATION x Supporting Cloud Native with DPDK and containers KEITH WILES @ INTEL CORPORATION Making Applications Cloud Native Friendly How can we make DPDK Cloud Native Friendly? Reduce startup resources for quicker

More information

DEVICE TYPE AGNOSTIC DPDK: AN UPDATE

DEVICE TYPE AGNOSTIC DPDK: AN UPDATE DEVICE TYPE AGNOSTIC DPDK: AN UPDATE Hemant Agrawal, Shreyansh Jain April-2017 NEXT ~12 MIN Overview of Bus-Device-Driver Model NXP Roadmap 1 NEXT ~10 MIN Overview of Bus-Device-Driver Model NXP Roadmap

More information

rte_security: An update and introducing PDCP

rte_security: An update and introducing PDCP rte_security: An update and introducing PDCP Akhil Goyal (NXP) Hemant Agrawal (NXP) DPDK Summit Dublin- 2018 Agenda Rte_security A brief recap PDCP - Introduction Rte_security Updates for PDCP Protocol

More information

Ideas for adding generic HW accelerators to DPDK. Hemant Agrawal, NXP DPDK Summit Userspace - Dublin- 2017

Ideas for adding generic HW accelerators to DPDK. Hemant Agrawal, NXP DPDK Summit Userspace - Dublin- 2017 Ideas for adding generic HW accelerators to DPDK Hemant Agrawal, NXP DPDK Summit Userspace - Dublin- 2017 Problem Statement SoCs may have many types of different accelerators, which may not be common or

More information

Using DPDK with Go. Takanari Hayama Technology Consulting Company IGEL Co.,Ltd.

Using DPDK with Go. Takanari Hayama Technology Consulting Company IGEL Co.,Ltd. Using DPDK with Go Technology Consulting Company Research, Development & Global Standard Takanari Hayama taki@igel.co.jp Technology Consulting Company IGEL Co.,Ltd. 1 BACKGROUND 2017/9/26,27 DPDK Summit

More information

DPDK+eBPF KONSTANTIN ANANYEV INTEL

DPDK+eBPF KONSTANTIN ANANYEV INTEL x DPDK+eBPF KONSTANTIN ANANYEV INTEL BPF overview BPF (Berkeley Packet Filter) is a VM in the kernel (linux/freebsd/etc.) allowing to execute bytecode at various hook points in a safe manner. It is used

More information

Method for sharing a (PCI) device between multiple PMDs. Fiona Trahe DPDK Summit Userspace - Dublin- 2017

Method for sharing a (PCI) device between multiple PMDs. Fiona Trahe DPDK Summit Userspace - Dublin- 2017 Method for sharing a (PCI) device between multiple PMDs Fiona Trahe DPDK Summit Userspace - Dublin- 2017 Problem Statement Hardware accelerators can provide multiple functions via the same PCI device e.g.

More information

SPDK NVMe In-depth Look at its Architecture and Design Jim Harris Intel

SPDK NVMe In-depth Look at its Architecture and Design Jim Harris Intel SPDK NVMe In-depth Look at its Architecture and Design Jim Harris Intel 2018 Storage Developer Conference. Insert Your Company Name. All Rights Reserved. 1 What is SPDK? Storage Performance Development

More information

Event Device Drivers. Release rc1

Event Device Drivers. Release rc1 Event Device Drivers Release 19.02.0-rc1 December 23, 2018 CONTENTS 1 NXP DPAA Eventdev Driver 2 1.1 Features........................................ 2 1.2 Supported DPAA SoCs................................

More information

DPDK Integration within F5 BIG-IP BRENT BLOOD, SR MANAGER SOFTWARE ENGINEERING VIJAY MANICKAM, SR SOFTWARE ENGINEER

DPDK Integration within F5 BIG-IP BRENT BLOOD, SR MANAGER SOFTWARE ENGINEERING VIJAY MANICKAM, SR SOFTWARE ENGINEER x DPDK Integration within F5 BIG-IP BRENT BLOOD, SR MANAGER SOFTWARE ENGINEERING VIJAY MANICKAM, SR SOFTWARE ENGINEER F5 Company Snapshot Founded: 1996 IPO: June 1999 Employees: 4,395 Headquarters: Seattle,

More information

DPDK Tools User Guides. Release

DPDK Tools User Guides. Release DPDK Tools User Guides Release 16.11.7 June 14, 2018 CONTENTS 1 dpdk-procinfo Application 1 1.1 Running the Application................................ 1 2 dpdk-pdump Application 2 2.1 Running the Application................................

More information

Wireless Sensor Networks. Introduction to the Laboratory

Wireless Sensor Networks. Introduction to the Laboratory Wireless Sensor Networks Introduction to the Laboratory c.buratti@unibo.it +39 051 20 93147 Office Hours: Tuesday 3 5 pm @ Main Building, third floor Credits: 6 Outline MC1322x Devices IAR Embedded workbench

More information

14th ANNUAL WORKSHOP 2018 NVMF TARGET OFFLOAD. Liran Liss. Mellanox Technologies. April 2018

14th ANNUAL WORKSHOP 2018 NVMF TARGET OFFLOAD. Liran Liss. Mellanox Technologies. April 2018 14th ANNUAL WORKSHOP 2018 NVMF TARGET OFFLOAD Liran Liss Mellanox Technologies April 2018 AGENDA Introduction NVMe NVMf NVMf target driver Offload model Verbs interface Status 2 OpenFabrics Alliance Workshop

More information

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao Next Gen Virtual Switch CloudNetEngine Founder & CTO Jun Xiao Agenda Thoughts on next generation virtual switch Technical deep dive on CloudNetEngine virtual switch Q & A 2 Major vswitches categorized

More information

OVS-DPDK: Memory management and debugging

OVS-DPDK: Memory management and debugging December 5-6, 2018 San Jose, CA OVS-DPDK: Memory management and debugging Ian Stokes & Kevin Traynor Content Mbufs and Mempool Shared Memory Overview Per Port Memory Overview Memory Model Support To Date

More information

FAQ. Release rc2

FAQ. Release rc2 FAQ Release 19.02.0-rc2 January 15, 2019 CONTENTS 1 What does EAL: map_all_hugepages(): open failed: Permission denied Cannot init memory mean? 2 2 If I want to change the number of hugepages allocated,

More information

dmrlib Documentation Release Wijnand Modderman-Lenstra

dmrlib Documentation Release Wijnand Modderman-Lenstra dmrlib Documentation Release 0.99.3 Wijnand Modderman-Lenstra September 03, 2016 Contents 1 Overview 1 2 Documentation 3 2.1 bits: bit and byte manipulation...................................... 3 2.2

More information

Virtio/vhost status update

Virtio/vhost status update Virtio/vhost status update Yuanhan Liu Aug 2016 outline Performance Multiple Queue Vhost TSO Functionality/Stability Live migration Reconnect Vhost PMD Todo Vhost-pci Vhost Tx

More information

High Speed DAQ with DPDK

High Speed DAQ with DPDK High Speed DAQ with DPDK June - August 2016 Author: Saiyida Noor Fatima Supervisors: Niko Neufeld Sebastian Valat CERN Openlab Summer Student Report 2016 Acknowledgment My sincere thanks to my supervisor

More information

Demystifying Network Cards

Demystifying Network Cards Demystifying Network Cards Paul Emmerich December 27, 2017 Chair of Network Architectures and Services About me PhD student at Researching performance of software packet processing systems Mostly working

More information

I/O Management Intro. Chapter 5

I/O Management Intro. Chapter 5 I/O Management Intro Chapter 5 1 Learning Outcomes A high-level understanding of the properties of a variety of I/O devices. An understanding of methods of interacting with I/O devices. 2 I/O Devices There

More information

DPDK Roadmap. Tim O Driscoll & Chris Wright Open Networking Summit 2017

DPDK Roadmap. Tim O Driscoll & Chris Wright Open Networking Summit 2017 DPDK Roadmap Tim O Driscoll & Chris Wright Open Networking Summit 2017 Agenda Overview: What is DPDK? What problems does it solve? Open source community and transition to Linux Foundation: Why is this

More information

Spring 2017 :: CSE 506. Device Programming. Nima Honarmand

Spring 2017 :: CSE 506. Device Programming. Nima Honarmand Device Programming Nima Honarmand read/write interrupt read/write Spring 2017 :: CSE 506 Device Interface (Logical View) Device Interface Components: Device registers Device Memory DMA buffers Interrupt

More information

rte_security: enabling IPsec hw acceleration

rte_security: enabling IPsec hw acceleration rte_secrity: enabling IPsec hw acceleration Boris Pismenny (Mellanox) Declan Doherty (Intel) Hemant Agrawal (NXP) DPDK Smmit - San Jose 2017 #DPDKSmmit Introdction Framework for management and provisioning

More information

Compression Device Drivers. Release rc3

Compression Device Drivers. Release rc3 Compression Device Drivers Release 19.02.0-rc3 January 20, 2019 CONTENTS 1 Compression Device Supported Functionality Matrices 1 1.1 Supported Feature Flags............................... 1 2 ISA-L Compression

More information

Short Notes of CS201

Short Notes of CS201 #includes: Short Notes of CS201 The #include directive instructs the preprocessor to read and include a file into a source code file. The file name is typically enclosed with < and > if the file is a system

More information

CS201 - Introduction to Programming Glossary By

CS201 - Introduction to Programming Glossary By CS201 - Introduction to Programming Glossary By #include : The #include directive instructs the preprocessor to read and include a file into a source code file. The file name is typically enclosed with

More information

NVJPEG. DA _v0.2.0 October nvjpeg Libary Guide

NVJPEG. DA _v0.2.0 October nvjpeg Libary Guide NVJPEG DA-06762-001_v0.2.0 October 2018 Libary Guide TABLE OF CONTENTS Chapter 1. Introduction...1 Chapter 2. Using the Library... 3 2.1. Single Image Decoding... 3 2.3. Batched Image Decoding... 6 2.4.

More information

TriMedia Motion JPEG Decoder (VdecMjpeg) API 1

TriMedia Motion JPEG Decoder (VdecMjpeg) API 1 TriMedia Motion JPEG Decoder (VdecMjpeg) API 1 Topic Page Motion JPEG Decoder API Overview 1-2 Motion JPEG Decoder API Data Structure s 1-5 Motion JPEG Decoder API Function s 1-11 Note This component library

More information

Moneta: A High-performance Storage Array Architecture for Nextgeneration, Micro 2010

Moneta: A High-performance Storage Array Architecture for Nextgeneration, Micro 2010 Moneta: A High-performance Storage Array Architecture for Nextgeneration, Non-volatile Memories Micro 2010 NVM-based SSD NVMs are replacing spinning-disks Performance of disks has lagged NAND flash showed

More information

Network Implementation

Network Implementation CS 256/456: Operating Systems Network Implementation John Criswell! University of Rochester 1 Networking Overview 2 Networking Layers Application Layer Format of Application Data Transport Layer Which

More information

1. Overview Ethernet FIT Module Outline of the API API Information... 5

1. Overview Ethernet FIT Module Outline of the API API Information... 5 Introduction APPLICATION NOTE R01AN2009EJ0115 Rev.1.15 This application note describes an Ethernet module that uses Firmware Integration Technology (FIT). This module performs Ethernet frame transmission

More information

CUDA Toolkit CUPTI User's Guide. DA _v01 September 2012

CUDA Toolkit CUPTI User's Guide. DA _v01 September 2012 CUDA Toolkit CUPTI User's Guide DA-05679-001_v01 September 2012 Document Change History Ver Date Resp Reason for change v01 2011/1/19 DG Initial revision for CUDA Tools SDK 4.0 v02 2012/1/5 DG Revisions

More information

A practical introduction to XDP

A practical introduction to XDP A practical introduction to XDP Jesper Dangaard Brouer (Red Hat) Andy Gospodarek (Broadcom) Linux Plumbers Conference (LPC) Vancouver, Nov 2018 1 What will you learn? Introduction to XDP and relationship

More information

Scalable Fabric Interfaces

Scalable Fabric Interfaces Scalable Fabric Interfaces Sean Hefty Intel Corporation OFI software will be backward compatible OFI WG Charter Develop an extensible, open source framework and interfaces aligned with ULP and application

More information

CS24 Week 4 Lecture 2

CS24 Week 4 Lecture 2 CS24 Week 4 Lecture 2 Kyle Dewey Overview Linked Lists Stacks Queues Linked Lists Linked Lists Idea: have each chunk (called a node) keep track of both a list element and another chunk Need to keep track

More information

Storage Systems. NPTEL Course Jan K. Gopinath Indian Institute of Science

Storage Systems. NPTEL Course Jan K. Gopinath Indian Institute of Science Storage Systems NPTEL Course Jan 2013 (Lecture 11) K. Gopinath Indian Institute of Science USB Mass Storage Device A USB has a microcontroller that handles USB protocol a media controller that handles

More information

Scuola Superiore Sant Anna. I/O subsystem. Giuseppe Lipari

Scuola Superiore Sant Anna. I/O subsystem. Giuseppe Lipari Scuola Superiore Sant Anna I/O subsystem Giuseppe Lipari Input Output and Device Drivers ERI Gennaio 2008 2 Objectives of the I/O subsystem To hide the complexity From the variability of the devices Provide

More information

A Look at Intel s Dataplane Development Kit

A Look at Intel s Dataplane Development Kit A Look at Intel s Dataplane Development Kit Dominik Scholz Chair for Network Architectures and Services Department for Computer Science Technische Universität München June 13, 2014 Dominik Scholz: A Look

More information

Advanced Computer Networks. End Host Optimization

Advanced Computer Networks. End Host Optimization Oriana Riva, Department of Computer Science ETH Zürich 263 3501 00 End Host Optimization Patrick Stuedi Spring Semester 2017 1 Today End-host optimizations: NUMA-aware networking Kernel-bypass Remote Direct

More information

Agenda. About us Why para-virtualize RDMA Project overview Open issues Future plans

Agenda. About us Why para-virtualize RDMA Project overview Open issues Future plans Agenda About us Why para-virtualize RDMA Project overview Open issues Future plans About us Marcel from KVM team in Redhat Yuval from Networking/RDMA team in Oracle This is a shared-effort open source

More information

Co-synthesis and Accelerator based Embedded System Design

Co-synthesis and Accelerator based Embedded System Design Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer

More information

HKG : OpenAMP Introduction. Wendy Liang

HKG : OpenAMP Introduction. Wendy Liang HKG2018-411: OpenAMP Introduction Wendy Liang Agenda OpenAMP Projects Overview OpenAMP Libraries Changes in Progress Future Improvements OpenAMP Projects Overview Introduction With today s sophisticated

More information

Please submit your request directly to Noha Sinno

Please submit your request directly to Noha Sinno Note to Students: This file contains sample solutions to the term test. Please read the solutions carefully. Make sure that you understand why the solutions given here are correct, that you understand

More information

Appendix A Pseudocode of the wlan_mac Process Model in OPNET

Appendix A Pseudocode of the wlan_mac Process Model in OPNET Appendix A Pseudocode of the wlan_mac Process Model in OPNET static void wlan_frame_transmit () { char msg_string [120]; char msg_string1 [120]; WlanT_Hld_List_Elem* hld_ptr; const WlanT_Data_Header_Fields*

More information

RFC: connectionless Data Link Metalanguage (cldl) cldl Metalanguage Model. RFC for a connectionless Data Link Metalanguage

RFC: connectionless Data Link Metalanguage (cldl) cldl Metalanguage Model. RFC for a connectionless Data Link Metalanguage RFC: connectionless Data Link Metalanguage (cldl) This RFC details a specification draft for a UDI metalanguage interfacing UDI Network Protocol drivers to UDI Data Link drivers. The metalanguage proposed

More information

An Experimental review on Intel DPDK L2 Forwarding

An Experimental review on Intel DPDK L2 Forwarding An Experimental review on Intel DPDK L2 Forwarding Dharmanshu Johar R.V. College of Engineering, Mysore Road,Bengaluru-560059, Karnataka, India. Orcid Id: 0000-0001- 5733-7219 Dr. Minal Moharir R.V. College

More information

TriMedia Motion JPEG Encoder (VencMjpeg) API 1

TriMedia Motion JPEG Encoder (VencMjpeg) API 1 TriMedia Motion JPEG Encoder (VencMjpeg) API 1 Topic Page Motion JPEG Encoder API Overview 1-2 Motion JPEG Encoder API Data Structure s 1-5 Motion JPEG Encoder API Function s 1-12 Note This component library

More information

RFC: connectionless Data Link Metalanguage Burkhard Daniel

RFC: connectionless Data Link Metalanguage Burkhard Daniel RFC: connectionless Data Link Metalanguage Burkhard Daniel (burk@stg.com) This RFC details a specification draft for a UDI metalanguage interfacing UDI Network Protocol drivers to UDI Data Link drivers.

More information

NVMe Driver for BitVisor BitVisor Summit 6. Ake Koomsin

NVMe Driver for BitVisor BitVisor Summit 6. Ake Koomsin NVMe Driver for BitVisor 2017-12-05 @ BitVisor Summit 6 Ake Koomsin Agenda NVMe overview NVMe driver implementation Using NVMe driver 1 Agenda NVMe overview NVMe driver implementation Using NVMe driver

More information

Final Exam. 11 May 2018, 120 minutes, 26 questions, 100 points

Final Exam. 11 May 2018, 120 minutes, 26 questions, 100 points Name: CS520 Final Exam 11 May 2018, 120 minutes, 26 questions, 100 points The exam is closed book and notes. Please keep all electronic devices turned off and out of reach. Note that a question may require

More information

ECEN 449 Microprocessor System Design. Hardware-Software Communication. Texas A&M University

ECEN 449 Microprocessor System Design. Hardware-Software Communication. Texas A&M University ECEN 449 Microprocessor System Design Hardware-Software Communication 1 Objectives of this Lecture Unit Learn basics of Hardware-Software communication Memory Mapped I/O Polling/Interrupts 2 Motivation

More information

Writing drivers for the Linux Crypto subsystem

Writing drivers for the Linux Crypto subsystem May 18, 2014 Marek Vasut Software engineer at DENX S.E. since 2011 Embedded and Real-Time Systems Services, Linux kernel and driver development, U-Boot development, consulting, training. Versatile Linux

More information

Queues. A queue is a special type of structure that can be used to maintain data in an organized way.

Queues. A queue is a special type of structure that can be used to maintain data in an organized way. A queue is a special type of structure that can be used to maintain data in an organized way. This data structure is commonly implemented in one of two ways: as an array or as a linked list. In either

More information

HSA QUEUEING HOT CHIPS TUTORIAL - AUGUST 2013 IAN BRATT PRINCIPAL ENGINEER ARM

HSA QUEUEING HOT CHIPS TUTORIAL - AUGUST 2013 IAN BRATT PRINCIPAL ENGINEER ARM HSA QUEUEING HOT CHIPS TUTORIAL - AUGUST 2013 IAN BRATT PRINCIPAL ENGINEER ARM HSA QUEUEING, MOTIVATION MOTIVATION (TODAY S PICTURE) Application OS GPU Transfer buffer to GPU Copy/Map Memory Queue Job

More information

Mellanox Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) API Guide. Version 1.0

Mellanox Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) API Guide. Version 1.0 Mellanox Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) API Guide Version 1.0 Table of Contents Copyright... 3 Introduction... 4 Class Index... 5 File Index... 6 Class Documentation...

More information

BPF Hardware Offload Deep Dive

BPF Hardware Offload Deep Dive BPF Hardware Offload Deep Dive Jakub Kicinski 2018 NETRONOME SYSTEMS, INC. BPF Sandbox As a goal of BPF IR JITing of BPF IR to most RISC cores should be very easy BPF VM provides a simple and well understood

More information

Open Fabrics Interfaces Architecture Introduction. Sean Hefty Intel Corporation

Open Fabrics Interfaces Architecture Introduction. Sean Hefty Intel Corporation Open Fabrics Interfaces Architecture Introduction Sean Hefty Intel Corporation Current State of Affairs OFED software Widely adopted low-level RDMA API Ships with upstream Linux but OFED SW was not designed

More information

Submit your answers to these questions to the Curator under Quizzes as HW08 by the posted due date and time. No late submissions will be accepted.

Submit your answers to these questions to the Curator under Quizzes as HW08 by the posted due date and time. No late submissions will be accepted. Instructions: For all questions, assume that any necessary header files have been included. Submit your answers to these questions to the Curator under Quizzes as HW08 by the posted due date and time.

More information

Introduction to Virtio Crypto Device.

Introduction to Virtio Crypto Device. Introduction to Virtio Crypto Device arei.gonglei@huawei.com xin.zeng@intel.com Agenda Overview of virtio crypto device Virtio crypto device spec Introduction to software implementation WIP and future

More information

Armide Documentation. Release Kyle Mayes

Armide Documentation. Release Kyle Mayes Armide Documentation Release 0.3.1 Kyle Mayes December 19, 2014 Contents 1 Introduction 1 1.1 Features.................................................. 1 1.2 License..................................................

More information

Queues. Lesson 4. CS 32: Data Structures Dept. of Computer Science

Queues. Lesson 4. CS 32: Data Structures Dept. of Computer Science Queues Lesson 4 Outline What is a queue? Straight queue Circular Queue Sequential Implementation Linked Implementation Application: Topological sort Deques Final Notes Outline What is a queue? Straight

More information

NVJPEG. DA _v0.1.4 August nvjpeg Libary Guide

NVJPEG. DA _v0.1.4 August nvjpeg Libary Guide NVJPEG DA-06762-001_v0.1.4 August 2018 Libary Guide TABLE OF CONTENTS Chapter 1. Introduction...1 Chapter 2. Using the Library... 3 2.1. Single Image Decoding... 3 2.3. Batched Image Decoding... 6 2.4.

More information

Operating Systems. 17. Sockets. Paul Krzyzanowski. Rutgers University. Spring /6/ Paul Krzyzanowski

Operating Systems. 17. Sockets. Paul Krzyzanowski. Rutgers University. Spring /6/ Paul Krzyzanowski Operating Systems 17. Sockets Paul Krzyzanowski Rutgers University Spring 2015 1 Sockets Dominant API for transport layer connectivity Created at UC Berkeley for 4.2BSD Unix (1983) Design goals Communication

More information

Xilinx Answer QDMA Performance Report

Xilinx Answer QDMA Performance Report Xilinx Answer 71453 QDMA Performance Report Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are

More information

Dotstack Porting Guide.

Dotstack Porting Guide. dotstack TM Dotstack Porting Guide. dotstack Bluetooth stack is a C library and several external interfaces that needs to be implemented in the integration layer to run the stack on a concrete platform.

More information

Display Virtualization with KVM for Automotive Systems

Display Virtualization with KVM for Automotive Systems Display Virtualization with KVM for Automotive Systems Automotive Linux Summit 2018 Tokyo, Japan Laurent Pinchart laurent.pinchart@ideasonboard.com In computing, virtualization refers to the act of creating

More information

High-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK

High-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK High-Speed Forwarding: A P4 Compiler with a Hardware Abstraction Library for Intel DPDK Sándor Laki Eötvös Loránd University Budapest, Hungary lakis@elte.hu Motivation Programmability of network data plane

More information

Emulation 2. G. Lettieri. 15 Oct. 2014

Emulation 2. G. Lettieri. 15 Oct. 2014 Emulation 2 G. Lettieri 15 Oct. 2014 1 I/O examples In an emulator, we implement each I/O device as an object, or a set of objects. The real device in the target system is connected to the CPU via an interface

More information

PowerPC on NetFPGA CSE 237B. Erik Rubow

PowerPC on NetFPGA CSE 237B. Erik Rubow PowerPC on NetFPGA CSE 237B Erik Rubow NetFPGA PCI card + FPGA + 4 GbE ports FPGA (Virtex II Pro) has 2 PowerPC hard cores Untapped resource within NetFPGA community Goals Evaluate performance of on chip

More information

CEC 450 Real-Time Systems

CEC 450 Real-Time Systems CEC 450 Real-Time Systems Lecture 6 Accounting for I/O Latency September 28, 2015 Sam Siewert A Service Release and Response C i WCET Input/Output Latency Interference Time Response Time = Time Actuation

More information

RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK

RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK RESTRUCTURING DPDK DEVICE-DRIVER FRAMEWORK Expanding DPDK to non-pci, non-virtual devices SHREYANSH JAIN, HEMANT AGRAWAL NXP 21/OCT/2016 About Me... An engineer with NXP s Digital Networking Software team

More information

Fast packet processing in linux with af_xdp

Fast packet processing in linux with af_xdp Fast packet processing in linux with af_xdp Magnus Karlsson and Björn Töpel, Intel Legal Disclaimer Intel technologies may require enabled hardware, specific software, or services activation. Check with

More information

Accelerating VM networking through XDP. Jason Wang Red Hat

Accelerating VM networking through XDP. Jason Wang Red Hat Accelerating VM networking through XDP Jason Wang Red Hat Agenda Kernel VS userspace Introduction to XDP XDP for VM Use cases Benchmark and TODO Q&A Kernel Networking datapath TAP A driver to transmit

More information

Open AMR Initiative. Technical Documentation. Version 1.0 Revision

Open AMR Initiative. Technical Documentation. Version 1.0 Revision VoiceAge Corporation 750 Chemin Lucerne, Suite 250 Ville Mont-Royal (Quebec) H3R 2H6 Canada (514) 737-4940 Fax (514) 908-2037 www.voiceage.com Open AMR Initiative Technical Documentation Version 1.0 Revision

More information

Open vswitch DPDK Acceleration Using HW Classification

Open vswitch DPDK Acceleration Using HW Classification Open vswitch DPDK Acceleration Using HW Classification Rony Efraim DPDK summit Dublin Oct 2016 Accelerated Switch And Packet Processing (ASAP 2 ) ASAP 2 take advantage of ConnectX-4 capability to accelerate

More information

Networking in a Vertically Scaled World

Networking in a Vertically Scaled World Networking in a Vertically Scaled World David S. Miller Red Hat Inc. LinuxTAG, Berlin, 2008 OUTLINE NETWORK PRINCIPLES MICROPROCESSOR HISTORY IMPLICATIONS FOR NETWORKING LINUX KERNEL HORIZONTAL NETWORK

More information

LinuxCon 2010 Tracing Mini-Summit

LinuxCon 2010 Tracing Mini-Summit LinuxCon 2010 Tracing Mini-Summit A new unified Lockless Ring Buffer library for efficient kernel tracing Presentation at: http://www.efficios.com/linuxcon2010-tracingsummit E-mail: mathieu.desnoyers@efficios.com

More information

What is a Linux Device Driver? Kevin Dankwardt, Ph.D. VP Technology Open Source Careers

What is a Linux Device Driver? Kevin Dankwardt, Ph.D. VP Technology Open Source Careers What is a Linux Device Driver? Kevin Dankwardt, Ph.D. VP Technology Open Source Careers kdankwardt@oscareers.com What does a driver do? Provides a more convenient interface to user-space for the hardware.

More information

The Network Stack (1)

The Network Stack (1) The Network Stack (1) L41 Lecture 5 Dr Robert N. M. Watson 25 January 2017 Reminder: where we left off last term Long, long ago, but in a galaxy not so far away: Lecture 3: The Process Model (1) Lecture

More information

Trace without a Trace Port on MSC8156 and MSC8144 DSPs

Trace without a Trace Port on MSC8156 and MSC8144 DSPs July 2009 Trace without a Trace Port on MSC8156 and MSC8144 DSPs Using HEAT -- With SC10 build #48 and MSC8156ADS Irene Sierra Summary HEAT concept HEAT HW setup HEAT architecture HEAT API HEAT server

More information

HKG net_mdev: Fast-path userspace I/O. Ilias Apalodimas Mykyta Iziumtsev François-Frédéric Ozog

HKG net_mdev: Fast-path userspace I/O. Ilias Apalodimas Mykyta Iziumtsev François-Frédéric Ozog HKG18-110 net_mdev: Fast-path userspace I/O Ilias Apalodimas Mykyta Iziumtsev François-Frédéric Ozog Why userland I/O Time sensitive networking Developed mostly for Industrial IOT, automotive and audio/video

More information

nftables switchdev support

nftables switchdev support nftables switchdev support Pablo Neira Ayuso Netdev 1.1 February 2016 Sevilla, Spain nftables switchdev support Steps: Check if switchdev is available If so, transparently insertion

More information

libsegy Programmer s Reference Manual

libsegy Programmer s Reference Manual libsegy Programmer s Reference Manual Nate Gauntt Last Modified: August 11, 2008 Contents 1 Introduction 2 2 Why Use libsegy? 2 3 Building and Installation 3 3.1 Building C-Library Interface.....................

More information

Section 3: File I/O, JSON, Generics. Meghan Cowan

Section 3: File I/O, JSON, Generics. Meghan Cowan Section 3: File I/O, JSON, Generics Meghan Cowan POSIX Family of standards specified by the IEEE Maintains compatibility across variants of Unix-like OS Defines API and standards for basic I/O: file, terminal

More information

Dynamic Device Management THOMAS MONJALON - MELLANOX JEFF GUO - INTEL QI ZHANG INTEL SEPTEMBER 2018, DUBLIN

Dynamic Device Management THOMAS MONJALON - MELLANOX JEFF GUO - INTEL QI ZHANG INTEL SEPTEMBER 2018, DUBLIN x Dynamic Device Management THOMAS MONJALON - MELLANOX JEFF GUO - INTEL QI ZHANG INTEL SEPTEMBER 2018, DUBLIN DPDK origin = statically allocated resources CPU No hotplug yet Memory Dynamic since 18.05

More information

dotstack integration with STM32F4 & FreeRTOS.

dotstack integration with STM32F4 & FreeRTOS. dotstack TM dotstack integration with STM32F4 & FreeRTOS. Contents 1. Bluetooth Task... 3 2. Bluetooth controller UART driver... 4 3. Audio playback and recording... 6 3.1. Audio playback... 7 3.2. Audio

More information

Much Faster Networking

Much Faster Networking Much Faster Networking David Riddoch driddoch@solarflare.com Copyright 2016 Solarflare Communications, Inc. All rights reserved. What is kernel bypass? The standard receive path The standard receive path

More information

libtheora Reference Manual

libtheora Reference Manual libtheora Reference Manual unreleased Generated by Doxygen 1.3.8 Wed Sep 15 22:40:11 2004 Contents 1 libtheora Main Page 1 1.1 Introduction........................................ 1 2 libtheora Data Structure

More information

ECE 448 Lecture 9. Bare Metal System Software Development

ECE 448 Lecture 9. Bare Metal System Software Development ECE 448 Lecture 9 Bare Metal System Software Development ECE 448 FPGA and ASIC Design with VHDL George Mason University Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 9, Bare Metal

More information

Rochester Institute of Technology CMPE 663/EEEE 663 Graduate Student Project

Rochester Institute of Technology CMPE 663/EEEE 663 Graduate Student Project Rochester Institute of Technology CMPE 663/EEEE 663 Graduate Student Project Graduate Student Project: Extend the USART Demo project to include blocking and non-blocking (interrupt driven) versions of

More information

École Polytechnique Fédérale de Lausanne. Porting a driver for the Intel XL710 40GbE NIC to the IX Dataplane Operating System

École Polytechnique Fédérale de Lausanne. Porting a driver for the Intel XL710 40GbE NIC to the IX Dataplane Operating System École Polytechnique Fédérale de Lausanne Semester Project Porting a driver for the Intel XL710 40GbE NIC to the IX Dataplane Operating System Student: Andy Roulin (216690) Direct Supervisor: George Prekas

More information

AN 831: Intel FPGA SDK for OpenCL

AN 831: Intel FPGA SDK for OpenCL AN 831: Intel FPGA SDK for OpenCL Host Pipelined Multithread Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDK for OpenCL Host Pipelined Multithread...3 1.1

More information

DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX

DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX x DPDK Tunneling Offload RONY EFRAIM & YONGSEOK KOH MELLANOX Rony Efraim Introduction to DC w/ overlay network Modern data center (DC) use overly network like Virtual Extensible LAN (VXLAN) and GENEVE

More information

T4P4S: When P4 meets DPDK. Sandor Laki DPDK Summit Userspace - Dublin- 2017

T4P4S: When P4 meets DPDK. Sandor Laki DPDK Summit Userspace - Dublin- 2017 T4P4S: When P4 meets DPDK Sandor Laki DPDK Summit Userspace - Dublin- 2017 What is P4? Domain specific language for programming any kind of data planes Flexible, protocol and target independent Re-configurable

More information

Zhang Tianfei. Rosen Xu

Zhang Tianfei. Rosen Xu Zhang Tianfei Rosen Xu Agenda Part 1: FPGA and OPAE - Intel FPGAs and the Modern Datacenter - Platform Options and the Acceleration Stack - FPGA Hardware overview - Open Programmable Acceleration Engine

More information

Qiang Li && Zhibin Hu/Qihoo 360 Gear Team Ruxcon 2016

Qiang Li && Zhibin Hu/Qihoo 360 Gear Team Ruxcon 2016 Qiang Li && Zhibin Hu/Qihoo 360 Gear Team Ruxcon 2016 Who are we Security researcher in Qihoo 360 Inc(Gear Team) Vulnerability discovery and analysis Specialize in QEMU currently 50+ security issues, 33

More information