RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS
|
|
- Rafe Hart
- 6 years ago
- Views:
Transcription
1 RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS
2 RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS Rainer LEUPERS University of Dortmund Department of Computer Science Dortmund, Germany Springer-Science+Business Media, B.V.
3 A C.I.P. Catalogue record for this book is available from the Library of Congress ISBN ISBN (ebook) DOI / Printed an acid-free paper AII Rights Reserved 1997 Springer Science+Business Media Dordrecht Originally published by Kluwer Academic Publishers in 1997 Softcover reprint of the hardcover 1 st edition 1997 No part of the material protected by this copyright notice may be reproduced or utilized in any form or by any means, electronic or mechanical, inciuding photocopying, recording or by any information storage and retrieval system, without written permission from the copyright owner.
4 CONTENTS FOREWORD PREFACE Vll lx 1 INTRODUCTION Design automation for VLSI HW /SW codesign of embedded systems Embedded software development DSP algorithms and architectures Problems and solution approach Overview of related work Goals and outline of the book 27 2 PROCESSOR MODELLING MIMOLA language elements The MSSQ compiler Application studies 36 3 INSTRUCTION-SET EXTRACTION Processor description styles Analysis of control signals Binary decision diagrams Instruction-set model Internal processor model Behavioral analysis Structural analysis Postprocessing 78 v
5 Vl RETARGETABLE CODE GENERATION FOR DSPs 3.9 Experimental results ISE as a validation procedure 82 4 CODE GENERATION rrarget architecture styles Program representations Related work rrhe code generation procedure DFL language elements Intermediate representation Code selection by tree parsing Rrr scheduling INSTRUCTION-LEVEL PARALLELISM Address generation in DSPs Generic AGU model Addressing scalar variables Arrays and delay lines Code compaction THE RECORD COMPILER Retargetability Code quality CONCLUSIONS Contributions of this book Future research 193 REFERENCES 195 INDEX 207
6 FOREWORD According to market analysts, the market for consumer electronics will continue to grow at a rate higher than that of electronic systems in general. The consumer market can be characterized by rapidly growing complexities of applications and a rather short market window. As a result, more and more complex designs have to be completed in shrinking time frames. A key concept for coping with such stringent requirements is re-use. Since the re-use of completely fixed large hardware blocks is limited to subproblems of system-level applications (for example MPEG-2), flexible, programmable processors are being used as building blocks for more and more designs. Processors provide a unique combination offeatures: they provide flexibility and re-use. The processors used in consumer electronics are, however, in many cases different from those that are used for screen and keyboard-based equipment, such as PCs. For the consumer market in particular, efficiency of the product plays a dominating role. Hence, processor architectures for these applications are usually highly-optimized and tailored towards a certain application domain. Efficiency is more important than other characteristics, such as regularity or orthogonality. For example, multiply-accumulate instructions are very important for digital signal processing (DSP). Most DSP processors use a special register (the accumulator) for storing partial sums. Orthogonality would require any register to be usable for partial sums, but this would possibly require another register field in the instruction and potentially lengthen the critical path for that instruction. In the light of the importance of efficiency, compiler techniques should be extended to handle features that contribute. to the efficiency of embedded processors. The contribution by Rainer Leupers is one of the few recent contributions aiming at providing efficient (in the sense of efficient code) compilers for embedded processors. These contributions show that efficient compilation is feasible, if the special characteristics of certain application domains (such as DSP) are exploited. Vll
7 Vlll RETARGETABLE CODE GENERATION FOR DSPs In this contribution, Rainer Leupers describes, how code generators for compiling DSP programs onto DSP processors can be built. The work includes a number of optimization algorithms which aim at making high-level programming for DSP applications practical. It can be expected that these and similar optimizations will be included in many future compilers for DSP processors. It can also be expected that the whole area of optimizing techniques will receive an enormous attention in the future, possibly also stimulated by Leupers' contribution. A key aspect ofthe approach developed by Rainer Leupers is the automatic generation of code generators from hard~are descriptions of the target processor. Hence, retargetability is achieved. Retargetability is the ability of quickly generating new tools for new target processors. Why is retargetability desirable? Due to the interest in efficient processors, domain or even application-specific processors are of interest. This means that a significant number of different architectures and instructions sets is expected to exist. Retargetability makes the generation of compilers for these architectures economically feasible. In the approach developed by Leupers, compilers can be generated from a description in a hardware description language. This approach is hence the first that really bridges the gap between ECAD and compiler worlds. This reduces the amount of component models that are required and enables new applications such as analyzing the effect of hardware changes with respect to different cost and performance metrics. This also enables a better understanding of the software /hard ware interface. According to common belief retargetable compilers are not as efficient as targetspecific compilers. Nevertheless, Leupers' RECORD compiler outperforms a target-specific compiler for a standard DSP on the majority of the benchmark examples. The design of the compiler generation system required background knowledge about similar previous work. Some of this knowledge was available in the department Leupers was affiliated with. Much of this knowledge came from earlier projects on compiler generators. Some key concepts such as the concepts of instruction conflicts and alternative code covers could be kept. A huge amount of others are new. It therefore makes me, happy to know that these solutions will be generally available in the form of this book. Dortmund, April 1997 P. Marwedel
8 PREFACE This book responds to the demand for a new class of CAD tools for embedded VLSI systems, located at the edge between software compilation and hardware design. Compilation of efficient machine code for embedded processors cannot be done without a close view of the underlying hardware architecture. In particular this holds for digital signal processors (DSPs), which show highly specialized architectures and instruction sets. Very few attention has been paid so far to development of high-level language compilers for DSPs, which is also-expressed in the following statement by Hennessy and Patterson [HePa90]: "Digital signal processors are not derived from the traditional model of computing, and tend to look like horizontal microprogrammed machines or VLIW machines. They tend to solve real~ time problems, essentially having an infinite-input data stream. There has been little emphasis on compiling from programming languages such as C, but that is starting to change. As DSPs bend to the demands of programming languages, it will be interesting to see how they differ from traditional microprocessors." As a result, the code quality achieved by commercial compilers for DSPs_ is still far from satisfactory. In addition, current compiler technology does not support frequent changes of the target processor, which would be necessary for effective hardware-software codesign environments. In this book, new techniques for retargetable and optimizing compilers for DSPs are presented and put into context with related work. The whole compilation process is covered, including target processor capture, intermediate code generation, code selection, register allocation, scheduling and optimizations for parallelism. This research monograph is a revised version of my doctoral thesis, which has been submitted to the Department of Computer Science at the University of Dortmund (Germany) in November I would like to thank my advisor Prof. Dr. Peter Marwedel and my co-referee Prof. Dr. Ernst-Erich Doberkat for their efforts and valuable comments. Furthermore, I would like to thank IX
9 X RETARGETABLE CODE GENERATION FOR DSPs my colleagues at the "LS XII" division of the Computer Science department at the University of Dortmund. Particular support has been provided by Steven Bashford, Birger Landwehr, Wolfgang Schenk, and Ingolf Markhof. Dr. Detlef Sieling gave important hints concerning binary decision diagrams. I also gratefully acknowledge the help of Dr. Jef van Meerbergen (Philips Research Labs, Eindhoven, The Netherlands) and Vojin Zivojnovic (Technical University of Aachen, Germany), who contributed material for application studies. Last but not least, I would like to thank my family for providing some technical and so much mental support and encouragement. I dedicate this book to my ladies Bettina, Helen, and Paulina. Dortmund, April 1997 Rainer Leupers
PERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE
PERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE PERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE Yau-Tsun Steven Li Monterey Design Systems, Inc. Sharad Malik Princeton University ~. " SPRINGER
More informationMULTIMEDIA DATABASE MANAGEMENT SYSTEMS
MULTIMEDIA DATABASE MANAGEMENT SYSTEMS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE MULTIMEDIA SYSTEMS AND APPLICATIONS Recently Published Titles: Consulting Editor Borko Furht Florida
More informationTopological Structure and Analysis of Interconnection Networks
Topological Structure and Analysis of Interconnection Networks Network Theory and Applications Volume 7 Managing Editors: Ding-Zhu Du, University of Minnesota, U.S.A. and Cauligi Raghavendra, University
More informationCOMMUNICATION SYSTEMS The State of the Art
COMMUNICATION SYSTEMS The State of the Art IFIP The International Federation for Information Processing lfip was founded in 1960 under the auspices of UNESCO, following the First World Computer Congress
More informationEnergy Efficient Microprocessor Design
Energy Efficient Microprocessor Design Energy Efficient Microprocessor Design by Thomas D. Burd Robert W. Brodersen with Contributions Irom Trevor Pering Anthony Stratakos Berkeley Wireless Research Center
More informationGroupware and the World Wide Web
Groupware and the World Wide Web Edited by Richard Bentley, Uwe Busbach, David Kerr & Klaas Sikkel German National Research Center for Information Technology, Institutefor Applied Information Technology
More informationARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs
ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs Vaughn Betz Jonathan Rose Alexander Marquardt
More informationHIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING
HIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE VLSI, COMPUTER ARCHITECfURE AND DIGITAL SIGNAL PROCESSING Latest Titles
More informationFUZZY DATABASES Principles and Applications
FUZZY DATABASES Principles and Applications INTERNATIONAL SERIES IN INTELLIGENT TECHNOLOGIES Prof. Dr. Dr. h.c. Hans-Jiirgen Zimmermann, Editor European Laboratory for Intelligent Techniques Engineering
More informationOptical Network Design and Modelling
Optical Network Design and Modelling Come and visit the IT & Applied Computing Resource Centre: www.it-ch.com IFIP - The International Federation for Information Processing IFIP was founded in 1960 under
More informationUML for SOC Design GRANT MARTIN WOLFGANG MÜLLER. Edited by. Tensilica Inc., Santa Clara, CA, USA. and. University of Paderborn, Germany
UML FOR SOC DESIGN UML for SOC Design Edited by GRANT MARTIN Tensilica Inc., Santa Clara, CA, USA and WOLFGANG MÜLLER University of Paderborn, Germany A C.I.P. Catalogue record for this book is available
More informationComputational Geometry on Surfaces
Computational Geometry on Surfaces Computational Geometry on Surfaces Performing Computational Geometry on the Cylinder, the Sphere, the Torus, and the Cone by Clara I. Grima Department 0/ Applied Mathematics
More informationADAPTIVE HYPERTEXT AND HYPERMEDIA
ADAPTIVE HYPERTEXT AND HYPERMEDIA ADAPTIVE HYPERTEXT AND HYPERMEDIA Edited by Peter Brusilovsky Carnegie Mellon University Alfred Kobsa GMDFIT German National Research Centre for Information Technology
More informationTIME-CONSTRAINED TRANSACTION MANAGEMENT. Real-Time Constraints in Database Transaction Systems
TIME-CONSTRAINED TRANSACTION MANAGEMENT Real-Time Constraints in Database Transaction Systems The Kluwer International Series on ADV ANCES IN DATABASE SYSTEMS Other books in the Series: Series Editor Ahmed
More informationVIDEO CODING. The Second Generation Approach
VIDEO CODING The Second Generation Approach VIDEO CODING The Second Generation Approach EDITED BY luis Torres Department of Signal Theory and Communications, Universitat Politecnica de Catalunya Barcelona,
More informationSPECC: SPECIFICATION LANGUAGE AND METHODOLOGY
SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY Daniel D. Gajski Jianwen Zhu Rainer Dömer Andreas Gerstlauer Shuqing Zhao University of California, Irvine SPRINGER
More informationWhitestein Series in software Agent Technologies. About whitestein Technologies
Whitestein Series in software Agent Technologies Series Editors: Marius Walliser Stefan Brantschen Monique Calisti Thomas Hempfling This series reports new developments in agent-based software technologies
More informationFuzzy Modeling for Control.,,i.
Fuzzy Modeling for Control,,i. INTERNATIONAL SERIES IN INTELLIGENT TECHNOLOGIES Prof. Dr. Dr. h.c. Hans-Jiirgen Zimmermann, Editor European Laboratory for Intelligent Techniques Engineering Aachen, Germany
More informationTHE VERILOG? HARDWARE DESCRIPTION LANGUAGE
THE VERILOG? HARDWARE DESCRIPTION LANGUAGE THE VERILOGf HARDWARE DESCRIPTION LANGUAGE by Donald E. Thomas Carnegie Mellon University and Philip R. Moorby Cadence Design Systems, Inc. SPRINGER SCIENCE+BUSINESS
More informationSYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION
SYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION SYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION Tiziano Villa University of California/Berkeley Timothy Kam Intel Corporation Robert K. Brayton
More informationINFORMATION RETRIEVAL SYSTEMS: Theory and Implementation
INFORMATION RETRIEVAL SYSTEMS: Theory and Implementation THE KLUWER INTERNATIONAL SERIES ON INFORMATION RETRIEVAL Series Editor W. Bruce Croft University of Massachusetts Amherst, MA 01003 Also in the
More informationINVERSE PROBLEMS IN GROUNDWATER MODELING
INVERSE PROBLEMS IN GROUNDWATER MODELING Theory and Applications of Transport in Porous Media Series Editor: Jacob Bear, Technion - Israel Institute of Technology, Haifa, Israel Volume 6 The titles published
More informationExploiting Isomorphism for Speeding-Up Instance-Binding in an Integrated Scheduling, Allocation and Assignment Approach to Architectural Synthesis
19 Exploiting Isomorphism for Speeding-Up Instance-Binding in an Integrated Scheduling, Allocation and Assignment Approach to Architectural Synthesis Birger Landwehr*, Peter Marweder, Ingolf Markho!,Rainer
More informationComputer-Aided Design in Magnetics
Computer-Aided Design in Magnetics D. A. Lowther P. P. Silvester Computer-Aided Design in Magnetics With 84 illustrations Springer-Verlag Berlin Heidelberg New York Tokyo D. A. Lowther Associate Professor
More informationRainer Leupers, Wolfgang Schenk, Peter Marwedel. University of Dortmund, Lehrstuhl Informatik 12, Dortmund, Germany
7th High-Level Synthesis Symposium 1994, 0-8186-5785-5/94 $03.00 c1994 IEEE 1 Retargetable Assembly Code Generation by Bootstrapping Rainer Leupers, Wolfgang Schenk, Peter Marwedel University of Dortmund,
More informationHW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999
HW/SW Co-design Design of Embedded Systems Jaap Hofstede Version 3, September 1999 Embedded system Embedded Systems is a computer system (combination of hardware and software) is part of a larger system
More informationFUNCTIONAL DECOMPOSITION WITH APPLICATION TO FPGA SYNTHESIS
FUNCTIONAL DECOMPOSITION WITH APPLICATION TO FPGA SYNTHESIS Functional Decomposition with Application to FPGA Synthesis by Christoph Scholl Institute of Computer Science, Albert-Ludwigs-University, Freiburg
More informationINTRUSION DETECTION IN DISTRIBUTED SYSTEMS An Abstraction-Based Approach
INTRUSION DETECTION IN DISTRIBUTED SYSTEMS An Abstraction-Based Approach Library of Congress Cataloging-in-Publication ISBN 978-1-4613-5091-0 ISBN 978-1-4615-0467-2 (ebook) DOI 10.1007/978-1-4615-0467-2
More informationWIRELESS ATM AND AD-HOC NETWORKS. Protocols and Architectures
WIRELESS ATM AND AD-HOC NETWORKS Protocols and Architectures WIRELESS ATM AND AD-HOC NETWORKS Protocols and Architectures C-K Toh, Ph.D. University of Cambridge Cambridge, United Kingdom SPRINGER-SCIENCE+BUSINESS
More informationApplication-Specific Mesh-based Heterogeneous FPGA Architectures
Application-Specific Mesh-based Heterogeneous FPGA Architectures Husain Parvez H abib Mehrez Application-Specific Mesh-based Heterogeneous FPGA Architectures Husain Parvez Habib Mehrez Université Pierre
More informationINFORMATION SECURITY MANAGEMENT & SMALL SYSTEMS SECURITY
INFORMATION SECURITY MANAGEMENT & SMALL SYSTEMS SECURITY IFIP - The International Federation for Information Processing IFIP was founded in 1960 under the auspices of UNESCO, following the First World
More informationGraphics Programming in c++
Graphics Programming in c++ Springer London Berlin Heidelberg New York Barcelona Budapest Hong Kong Milan Paris Santa Clara Singapore Tokyo Mark Walmsley Graphics Programming in c++ Writing Graphics Applications
More informationAlgorithm Collections for Digital Signal Processing Applications Using Matlab
Algorithm Collections for Digital Signal Processing Applications Using Matlab Algorithm Collections for Digital Signal Processing Applications Using Matlab E.S. Gopi National Institute of Technology, Tiruchi,
More informationPhilip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition
FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7
More informationClustering and Information Retrieval
Clustering and Information Retrieval Network Theory and Applications Volume 11 Managing Editors: Ding-ZhuDu University o/minnesota, U.S.A. Cauligi Raghavendra University 0/ Southern Califorina, U.S.A.
More informationLoop Tiling for Parallelism
Loop Tiling for Parallelism THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE LOOP TILING FOR PARALLELISM JINGLING XUE School of Computer Science and Engineering The University of New
More informationSoftware Development for SAP R/3
Software Development for SAP R/3 Springer-Verlag Berlin Heidelberg GmbH Ulrich Mende Software Development for SAP R/3 Data Dictionary, ABAP/4, Interfaces With Diskette With 124 Figures and Many Example
More informationFundamentals of Operating Systems. Fifth Edition
Fundamentals of Operating Systems Fifth Edition Fundamentals of Operating Systems A.M. Lister University of Queensland R. D. Eager University of Kent at Canterbury Fifth Edition Springer Science+Business
More informationPARALLEL, OBJECT -ORIENTED, AND ACTIVE KNOWLEDGE BASE SYSTEMS
PARALLEL, OBJECT -ORIENTED, AND ACTIVE KNOWLEDGE BASE SYSTEMS The Kluwer International Series on ADVANCES IN DATABASE SYSTEMS Series Editor Ahmed K. Elmagarmid Purdue University West Lafayette, IN 47907
More informationFINITE FIELDS FOR COMPUTER SCIENTISTS AND ENGINEERS
FINITE FIELDS FOR COMPUTER SCIENTISTS AND ENGINEERS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE INFORMATION THEORY Consulting Editor Robert G. Gallager FINITE FIELDS FOR COMPUTER
More informationMINING VERY LARGE DATABASES WITH PARALLEL PROCESSING
MINING VERY LARGE DATABASES WITH PARALLEL PROCESSING The Kluwer International Series on ADVANCES IN DATABASE SYSTEMS Series Editor Ahmed K. Elmagarmid Purdue University West Lafayette, IN 47907 Other books
More informationLow Level X Window Programming
Low Level X Window Programming Ross J. Maloney Low Level X Window Programming An Introduction by Examples 123 Dr. Ross J. Maloney Yenolam Corporation Booragoon, WA Australia ISBN 978-3-319-74249-6 ISBN
More informationGuide to OSI and TCP/IP Models
SPRINGER BRIEFS IN COMPUTER SCIENCE Mohammed M. Alani Guide to OSI and TCP/IP Models SpringerBriefs in Computer Science Series editors Stan Zdonik Peng Ning Shashi Shekhar Jonathan Katz Xindong Wu Lakhmi
More informationHIGH-SPEED COMMUNICATION NETWORKS
HIGH-SPEED COMMUNICATION NETWORKS HIGH-SPEED COMMUNICATION NETWORKS Edited by Harry Perros North Carolina State University Raleigh, North Carolina Springer Science+Busines s Media, LL C Library of Congress
More informationHardware Acceleration of EDA Algorithms
Hardware Acceleration of EDA Algorithms Kanupriya Gulati Sunil P. Khatri Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs 123 Kanupriya Gulati 109 Branchwood Trl Coppell TX 75019 USA
More informationPARALLEL ARCHITECTURES AND PARALLEL ALGORITHMS FOR INTEGRATED VISION SYSTEMS
PARALLEL ARCHITECTURES AND PARALLEL ALGORITHMS FOR INTEGRATED VISION SYSTEMS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ROBOTICS: VISION, MANIPULATION AND SENSORS Consulting Editor:
More informationRetargetable Assembly Code Generation by Bootstrapping. Rainer Leupers, Wolfgang Schenk, Peter Marwedel
Retargetable Assembly Code Generation by Bootstrapping Rainer Leupers, Wolfgang Schenk, Peter Marwedel University of Dortmund, Lehrstuhl Informatik 12, 44221 Dortmund, Germany Abstract-In a hardware/software
More informationScheduling in Distributed Computing Systems Analysis, Design & Models
Scheduling in Distributed Computing Systems Analysis, Design & Models (A Research Monograph) Scheduling in Distributed Computing Systems Analysis, Design & Models (A Research Monograph) by Deo Prakash
More informationTHE GLOBAL PALEOMAGNETIC DATABASE
THE GLOBAL PALEOMAGNETIC DATABASE THE GLOBAL PALEOMAGNETIC DATABASE Design, Installation and Use with ORACLE Edited by )0 LOCK and MICHAEL W. McELHINNY Gondwana Consultants Pry Lld, Fishing Poim NSW, Australia
More informationASSIGNMENT PROBLEMS IN PARALLEL AND DISTRIBUTED COMPUTING
ASSIGNMENT PROBLEMS IN PARALLEL AND DISTRIBUTED COMPUTING THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE PARALLEL PROCESSING AND FIFTH GENERATION COMPUTING Consulting Editor Doug DeGroot
More informationFault-Tolerant Parallel and Distributed Systems
Fault-Tolerant Parallel and Distributed Systems Fault-Tolerant Parallel and Distributed Systems by DIMITER R. AVRESKY Department of Electrical and Computer Engineering Boston University Boston, MA and
More informationPERFORMANCE EVALUATION, PREDICTION AND VISUALIZATION OF PARALLEL SYSTEMS
PERFORMANCE EVALUATION, PREDICTION AND VISUALIZATION OF PARALLEL SYSTEMS The Kluwer International Series on ASIAN STUDIES IN COMPUTER AND INFORMATION SCIENCE Series Editor Kai-Yuan Cai Beijing University
More informationDISSEMINATING SECURITY UPDATES AT INTERNET SCALE
DISSEMINATING SECURITY UPDATES AT INTERNET SCALE Advances in Information Security Sushil Jajodia Consulting editor Center for Secure Information Systems George Mason University Fairfax, VA 22030-4444 email:
More informationCompiler Design Issues for Embedded Processors
Embedded-Processor Design Compiler Design Issues for Embedded Processors Rainer Leupers Aachen University of Technology The growing complexity and high efficiency requirements of embedded systems call
More informationTECHNICAL TRANSLATION
TECHNICAL TRANSLATION Technical Translation Usability Strategies for Translating Technical Documentation JODY BYRNE University of Sheffield, UK A C.I.P. Catalogue record for this book is available from
More informationMetodologie di Progettazione Hardware e Software
POLITECNICO DI MILANO Metodologie di Progettazione Hardware e Software Reconfigurable Computing - Design Flow - Marco D. Santambrogio marco.santabrogio@polimi.it Outline 2 Retargetable Compiler Basic Idea
More informationLinear Programming: Mathematics, Theory and Algorithms
Linear Programming: Mathematics, Theory and Algorithms Applied Optimization Volume 2 The titles published in this series are listed at the end of this volume. Linear Programming: Mathematics, Theory and
More informationTheory of Automatic Robot Assembly and Programming
Theory of Automatic Robot Assembly and Programming Theory of Automatic Robot Assembly and Programming Bartholomew o. Nnaji Professor and Director Automation and Robotics Laboratory Department of Industrial
More informationPreface. and Its Applications 81, ISBN , doi: / , Springer Science+Business Media New York, 2013.
Preface This book is for all those interested in using the GAMS technology for modeling and solving complex, large-scale, continuous nonlinear optimization problems or applications. Mainly, it is a continuation
More informationEnglish for Academic Research. Series editor Adrian Wallwork Pisa Italy
English for Academic Research Series editor Adrian Wallwork Pisa Italy This series aims to help non-native, English-speaking researchers communicate in English. The books in this series are designed like
More informationRetargetable Compilation for Low Power
Retargetable Compilation for Low Power Wen-Tsong Shiue Silicon Metrics Corporation 70 Research Blvd. Suite 00 Austin, TX 7879 Phone: -()-6-0 Email: shiue@siliconmetrics.com ABSTRACT Most research to date
More informationA Generic Tool Set for Application Specific Processor Architectures Λ
A Generic Tool Set for Application Specific Processor Architectures Λ Frank Engel, Johannes Nührenberg, Gerhard P. Fettweis Mannesmann Mobilfunk Chair for Mobile Communication Systems Dresden University
More informationHardware/ Software Partitioning
Hardware/ Software Partitioning Peter Marwedel TU Dortmund, Informatik 12 Germany Marwedel, 2003 Graphics: Alexandra Nolte, Gesine 2011 年 12 月 09 日 These slides use Microsoft clip arts. Microsoft copyright
More informationStereo Scene Flow for 3D Motion Analysis
Stereo Scene Flow for 3D Motion Analysis Andreas Wedel Daniel Cremers Stereo Scene Flow for 3D Motion Analysis Dr. Andreas Wedel Group Research Daimler AG HPC 050 G023 Sindelfingen 71059 Germany andreas.wedel@daimler.com
More informationChunjie Duan Brock J. LaMeres Sunil P. Khatri. On and Off-Chip Crosstalk Avoidance in VLSI Design
Chunjie Duan Brock J. LaMeres Sunil P. Khatri On and Off-Chip Crosstalk Avoidance in VLSI Design 123 On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Brock J. LaMeres Sunil P. Khatri On
More informationParallel Algorithms for Irregular Problems: State of the Art
Parallel Algorithms for Irregular Problems: State of the Art Parallel Algorithms for Irregular Problems: State of the Art Edited by Manso Ferreira LIP, Lyon and Jose D. P. Rolim Unwer~ of Geneva SPRINGER-SCIENCE+BUSINESS
More informationTHE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE
THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ONTOLOGY LEARNING FOR THE SEMANTIC WEB ONTOLOGY LEARNING FOR THE SEMANTIC WEB by Alexander Maedche University of Karlsruhe, Germany SPRINGER
More informationc-xsc R. Klatte U. Kulisch A. Wiethoff C. Lawo M. Rauch A C++ Class Library for Extended Scientific Computing Springer-Verlag Berlin Heidelberg GmbH
R. Klatte U. Kulisch A. Wiethoff C. Lawo M. Rauch c-xsc A C++ Class Library for Extended Scientific Computing Translated by G. F. Corliss C. Lawo R. Klatte A. Wiethoff C. Wolff Springer-Verlag Berlin Heidelberg
More informationSegmentation and Recovery of Superquadrics
Segmentation and Recovery of Superquadrics Computational Imaging and Vision Managing Editor MAX A. VIERGEVER Utrecht University, Utrecht, The Netherlands Editorial Board RUZENA BAJCSY, University of Pennsylvania,
More informationMapping Array Communication onto FIFO Communication - Towards an Implementation
Mapping Array Communication onto Communication - Towards an Implementation Jeffrey Kang Albert van der Werf Paul Lippens Philips Research Laboratories Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands
More informationSYNCHRONIZATION IN REAL-TIME SYSTEMS. A Priority Inheritance Approach
SYNCHRONIZATION IN REAL-TIME SYSTEMS A Priority Inheritance Approach THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE REAL-TIME SYSTEMS Consulting Editor John A. Stankovic REAL TIME
More informationVideo Traces for Network Performance Evaluation
Video Traces for Network Performance Evaluation A Comprehensive Overview and Guide on Video Traces and Their Utilization in Networking Research by PATRICK SEELING Arizona State University, AZ, U.S.A. FRANK
More informationThe Discovery and Retrieval of Temporal Rules in Interval Sequence Data
The Discovery and Retrieval of Temporal Rules in Interval Sequence Data by Edi Winarko, B.Sc., M.Sc. School of Informatics and Engineering, Faculty of Science and Engineering March 19, 2007 A thesis presented
More informationADAPTIVE VIDEO STREAMING FOR BANDWIDTH VARIATION WITH OPTIMUM QUALITY
ADAPTIVE VIDEO STREAMING FOR BANDWIDTH VARIATION WITH OPTIMUM QUALITY Joseph Michael Wijayantha Medagama (08/8015) Thesis Submitted in Partial Fulfillment of the Requirements for the Degree Master of Science
More informationCOMPILER CONSTRUCTION FOR A NETWORK IDENTIFICATION SUMIT SONI PRAVESH KUMAR
COMPILER CONSTRUCTION FOR A NETWORK IDENTIFICATION SUMIT SONI 13 PRAVESH KUMAR language) into another computer language (the target language, often having a binary form known as object code The most common
More informationHW SW Partitioning. Reading. Hardware/software partitioning. Hardware/Software Codesign. CS4272: HW SW Codesign
CS4272: HW SW Codesign HW SW Partitioning Abhik Roychoudhury School of Computing National University of Singapore Reading Section 5.3 of textbook Embedded System Design Peter Marwedel Also must read Hardware/software
More informationGeorge Grätzer. Practical L A TEX
Practical L A TEX George Grätzer Practical L A TEX 123 George Grätzer Toronto, ON, Canada Additional material to this book can be downloaded from http://extras.springer.com ISBN 978-3-319-06424-6 ISBN
More informationLOAD BALANCING IN PARALLEL COMPUTERS Theory and Practice
LOAD BALANCING IN PARALLEL COMPUTERS Theory and Practice THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE LOAD BALANCING IN PARALLEL COMPUTERS Theory and Practice Chengzhong Xu Wayne
More informationWide Area 2D/3D Imaging
Wide Area 2D/3D Imaging Benjamin Langmann Wide Area 2D/3D Imaging Development, Analysis and Applications Benjamin Langmann Hannover, Germany Also PhD Thesis, University of Siegen, 2013 ISBN 978-3-658-06456-3
More informationDesigning Heterogeneous FPGAs with Multiple SBs *
Designing Heterogeneous FPGAs with Multiple SBs * K. Siozios, S. Mamagkakis, D. Soudris, and A. Thanailakis VLSI Design and Testing Center, Department of Electrical and Computer Engineering, Democritus
More informationRobust SRAM Designs and Analysis
Robust SRAM Designs and Analysis Jawar Singh Saraju P. Mohanty Dhiraj K. Pradhan Robust SRAM Designs and Analysis 123 Jawar Singh Indian Institute of Information Technology Design and Manufacturing Dumna
More informationAdding and Removing Applications on the BFS
4011048 Rev B Adding and Removing Applications on the BFS For System Release 2.5/3.5 and 4.0 Please Read Important Please read this entire guide. If this guide provides installation or operation instructions,
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationIntroduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano
Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Outline Key issues to design multiprocessors Interconnection network Centralized shared-memory architectures Distributed
More informationComputers as Components Principles of Embedded Computing System Design
Computers as Components Principles of Embedded Computing System Design Third Edition Marilyn Wolf ELSEVIER AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY
More informationThe S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationTag der mündlichen Prüfung: 03. Juni 2004 Dekan / Dekanin: Prof. Dr. Bernhard Steffen Gutachter / Gutachterinnen: Prof. Dr. Francky Catthoor, Prof. Dr
Source Code Optimization Techniques for Data Flow Dominated Embedded Software Dissertation zur Erlangung des Grades eines Doktors der Naturwissenschaften der Universität Dortmund am Fachbereich Informatik
More informationFuzzy Set Theory and Its Applications. Second, Revised Edition. H.-J. Zimmermann. Kluwer Academic Publishers Boston / Dordrecht/ London
Fuzzy Set Theory and Its Applications Second, Revised Edition H.-J. Zimmermann KM ff Kluwer Academic Publishers Boston / Dordrecht/ London Contents List of Figures List of Tables Foreword Preface Preface
More informationComputer Architecture
Computer Architecture Springer-Verlag Berlin Heidelberg GmbH Silvia M. Mueller Wolfgang J. Paul Computer Architecture Complexity and Correctness With 214 Figures and 185 Tables Springer Silvia Melitta
More informationTASK SCHEDULING FOR PARALLEL SYSTEMS
TASK SCHEDULING FOR PARALLEL SYSTEMS Oliver Sinnen Department of Electrical and Computer Engineering The University of Aukland New Zealand TASK SCHEDULING FOR PARALLEL SYSTEMS TASK SCHEDULING FOR PARALLEL
More informationNovel Multimedia Instruction Capabilities in VLIW Media Processors. Contents
Novel Multimedia Instruction Capabilities in VLIW Media Processors J. T. J. van Eijndhoven 1,2 F. W. Sijstermans 1 (1) Philips Research Eindhoven (2) Eindhoven University of Technology The Netherlands
More informationHardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
More informationExploiting Distributed Resources in Wireless, Mobile and Social Networks Frank H. P. Fitzek and Marcos D. Katz
MOBILE CLOUDS Exploiting Distributed Resources in Wireless, Mobile and Social Networks Frank H. P. Fitzek and Marcos D. Katz MOBILE CLOUDS MOBILE CLOUDS EXPLOITING DISTRIBUTED RESOURCES IN WIRELESS,
More informationINFORMATION TECHNOLOGY Selected Tutorials
INFORMATION TECHNOLOGY Selected Tutorials IFIP The International Federation for Information Processing IFIP was founded in 1960 under the auspices of UNESCO, following the First World Computer Congress
More informationRainer Leupers, Anupam Basu,Peter Marwedel. University of Dortmund Dortmund, Germany.
Optimized Array Index Computation in DSP Programs Rainer Leupers, Anupam Basu,Peter Marwedel University of Dortmund Department of Computer Science 12 44221 Dortmund, Germany e-mail: leupersjbasujmarwedel@ls12.cs.uni-dortmund.de
More informationEmbedded Systems. Series Editors
Embedded Systems Series Editors Nikil D. Dutt, Department of Computer Science, Zot Code 3435, Donald Bren School of Information and Computer Sciences, University of California, Irvine, CA 92697-3435, USA
More informationStock Message Boards
Stock Message Boards This page intentionally left blank Stock Message Boards A Quantitative Approach to Measuring Investor Sentiment Ying Zhang STOCK MESSAGE BOARDS Copyright Ying Zhang, 2014. Softcover
More informationTraffic Analysis on Business-to-Business Websites. Masterarbeit
Traffic Analysis on Business-to-Business Websites Masterarbeit zur Erlangung des akademischen Grades Master of Science (M. Sc.) im Studiengang Wirtschaftswissenschaft der Wirtschaftswissenschaftlichen
More informationHierarchical Scheduling in Parallel and Cluster Systems
Hierarchical Scheduling in Parallel and Cluster Systems SERIES IN COMPUTER SCIENCE Series Editor: Rami G. Melhem University of Pittsburgh Pittsburgh, Pennsylvania ENGINEERING ELECTRONIC NEGOTIATIONS A
More informationMASTERING COBOL PROGRAMMING
MASTERING COBOL PROGRAMMING MACMILLAN MASTER SERIES Banking Basic English Law Basic Management Biology British Politics Business Communication Business Microcomputing Chemistry COBOL Programming Commerce
More information