A Simple Tutorial on NuSMV

Size: px
Start display at page:

Download "A Simple Tutorial on NuSMV"

Transcription

1 NuSMV-tutorial 1 A Simple Tutorial on NuSMV Chenyi Zhang March 28, 2007 For a comprehensive tutorial, please visit the site

2 NuSMV-tutorial 2 Introduction History SMV is the first BDD-based symbolic model checker NuSMV is a re-implementation and extension of SMV by ITC-IRST, UniTN, CMU and UniGE, now it s on version Extensions: LTL, Simulation, SAT etc. OpenSource Licensing In CSE czhang/nusmv, you may create a link to this file by resetting your $PATH and then export

3 NuSMV-tutorial 3 An Overview of the Modeling Language Recall that Model Checking is: M = ϕ In NuSMV: The system M is a Kripke Structure defined by state variables of the types: boolean, enumerate, bounded integer and array And transitions in assignment style or constraint style (more in later slides) The specification ϕ in CTL formula, LTL formula or as an invariant May also assume fairness

4 NuSMV-tutorial 4 A Hello World Example MODULE main ASSIGN VAR init(b0) := 0; b0 : boolean; next(b0) :=!b0;!b 0 b 0 0 1

5 NuSMV-tutorial 5 Declaring State Variables State variables determine the size of the Kripke structure Available types: bool, enumerative, bounded integers VAR x: boolean; state: {ready, busy, waiting}; num: 1..8;

6 NuSMV-tutorial 6 Another Example MODULE main VAR ASSIGN b0 : boolean; init(b0) := 0; b1 : boolean; next(b0) :=!b0;!b 0 /!b 1 b 0 /!b 1!b 0 /b 1 b 0 /b 1

7 NuSMV-tutorial 7 Expressions Arithmetic operators: +,,, /, mod, (unary) Comparison operators: =,! =, >, <, <=, >= Logic operators: &,, xor,!, >, < > Set operators: {v 1, v 2,...v n }, in, union Conditional Expression: variable := case c 1 : e 1 ; c 2 : e 2 ;. 1: e n ; esac

8 NuSMV-tutorial 8 Syntax for ASSIGN statements The expression must evaluate to values in the domain of variable next expression depends on current and next if no next() assignment is specified for a variable, then the variable evolves nondeterministically (i.e., it s unconstrained) init(<variable>) := <simple_expression>; next(<variable>) := <next_expression>;

9 NuSMV-tutorial 9 The DEFINE Declaration MODULE main VAR b0 : boolean; b1 : boolean; b2 : boolean; ASSIGN init(b0) := 0;... DEFINE out := b0 + 2*b1 + 4*b2; done := b0 & b1 & b2; There is no VAR definitions like out : 0..7; done : boolean; No new state variable is created (hence, no added complexity)

10 NuSMV-tutorial 10 Arrays The SMV language provides also the possibility to define arrays. VAR x : array of boolean; y : array 2..4 of 0..10; ASSIGN init(x[5]) := 1; init(y[2]) := {0,2,4,6,8,10}; Array indexes in SMV must be constants.

11 NuSMV-tutorial 11 Restrictions on the ASSIGN statements Double assignments rule each variable may be assigned only once - but can assign more than one value at once (nondeterminism) - eg. next(num) := {1, 2}; Circular dependencies rule a variable can not have cycles in its dependency graph that are not broken by delays

12 NuSMV-tutorial 12 Examples: which are illegal? init(status) := ready; init(status) := busy; init(status) := {ready, busy}; x := (y + 1) mod 2; y := (x + 1) mod 2; next(x) := x & next(y); next(y) := y & next(x); next(x) := x & next(y);

13 NuSMV-tutorial 13 Examples Cont. init(status) := ready; (double assignments) init(status) := busy; init(status) := {ready, busy}; (ok) x := (y + 1) mod 2; (circular dependencies) y := (x + 1) mod 2; next(x) := x & next(y); (circular dependencies) next(y) := y & next(x); next(x) := x & next(y); (ok, no circles)

14 NuSMV-tutorial 14 Modules An SMV program can consist of one or more module declarations. MODULE mod MODULE main VAR VAR m1 : mod; out: 0..9; m2 : mod; ASSIGN sum: 0..18; next(out) := (out+1) mod 10 ASSIGN sum := m1.out + m2.out; main m1 m2

15 NuSMV-tutorial 15 More Modules Modules are instantiated in other modules. The instantiation is performed inside the VAR declaration of the parent module. In each SMV specification there must be a module main. It is the top-most module. All the variables declared in a module instance are visible in the module in which it has been instantiated via the dot notation (eg., m1.out, m2.out). MODULE mod(in) MODULE main VAR VAR m1 : mod(m2.out); out: 0..9; m2 : mod(m1.out);......

16 NuSMV-tutorial 16 Specifications Specifications can be added in any module of the program Each property is verifed separately Different kinds of properties are allowed: On reachable states: INVARSPEC On the computation paths (LTL): LTLSPEC Qualitative characteristic of models: COMPUTE Branching time (CTL): SPEC Bounded CTL: SPEC

17 NuSMV-tutorial 17 Syntax for Specifications INVARSPEC simple expression Example: INVARSPEC (m1.crit ->!m2.crit)&(m2.crit ->!m1.crit) LTLSPEC ltl expression Example: LTLSPEC F out = 3 Temporal operators: X F G U SPEC ctl expression Temporal operators: AX AF AG A[ U ] and also: EX EF EG E[ U ] Bounded CTL: SPEC ABF 0..2 out = 3 which says out = 3 is reachable in 2 steps

18 NuSMV-tutorial 18 Fairness Constraints NuSMV allows to specify fairness cosntraints Fairness constraints are formulas which are assumed to be true infinitely often in all the execution paths of interest During the verification of properties, NuSMV considers path quantifiers to apply only to fair paths Syntax: FAIRNESS simple expression Example: FAIRNESS out = 3

19 NuSMV-tutorial 19 The Constraint Style MODULE main VAR request : boolean; state : {ready,busy}; ASSIGN init(state) := ready; next(state) := case state = ready & request : busy; 1 : {ready,busy}; This program can be alternatively defined in a constraint style. MODULE main VAR request : boolean; state : {ready,busy}; INIT state = ready TRANS (state = ready & request) -> next(state) = busy

20 NuSMV-tutorial 20 Assignments vs Constraints Any ASSIGN-based specification can be easily rewritten as an equivalent constraint-based specification, but the converse might be hard In assignment style, there is always at least one initial state, and all states have at least one next state by construction In constraint style, INIT constraints can be inconsistent (eg. INIT p&!p), then any specification is vacuously true TRANS constraints can be inconsistent in the sense that the transition relation is not total (there are deadlock states), and NuSMV detects and reports this case. In assignment style, nondeterminism is apparent (unassigned variables, set assignments...), but in constraint style nondeterminism is hidden in the constraints.

21 NuSMV-tutorial 21 Demo: A simple print server ready/!req busy/!req ready/req busy/req

22 NuSMV-tutorial 22 Synchronous Composition MODULE cell(input) MODULE main VAR VAR val: {red, green}; c1: cell(c2.val); ASSIGN c2: cell(c1.val); next(val):={val, input}; By default, composition of modules is synchronous. step c1.val c2.val 0 red green Here is a possible execution: 1 green red 2 green green 3 green green

23 NuSMV-tutorial 23 Asynchronous Composition Asynchronous composition can be obtained by using keyword process. In asynchronous composition one process moves at each step. Boolean variable running is defined in each process: it is true when that process is selected it can be used to guarantee a fair scheduling of processes. MODULE cell(input) VAR val: {red, green, blue}; ASSIGN next(val):={val, input}; FAIRNESS running MODULE main VAR c1: process cell(c2.val); c2: process cell(c3.val); c3: process cell(c1.val);

24 NuSMV-tutorial 24 A Possible Asynchronous Run step c1.val c2.val c3.val 0 red green blue 1 red green blue 2 green green blue 3 green blue blue 4 green blue green

25 NuSMV-tutorial 25 Questions

26 NuSMV-tutorial 26 Other Issues 1. Consultation: when (?) and where (CSE level 2) 2. Ask questions on the course forum

NuSMV Hands-on introduction

NuSMV Hands-on introduction NuSMV Hands-on introduction F. Mallet fmallet@unice.fr Université Nice Sophia Antipolis NuSMV 1 was an extension of SMV NuSMV 2 SMV : first BDD-based symbolic model-checker [McMillan, 90] NuSMV 2 Combines

More information

CSC410 Tutorial. An Introduction to NuSMV. Yi Li Nov 6, 2017

CSC410 Tutorial. An Introduction to NuSMV. Yi Li Nov 6, 2017 CSC410 Tutorial An Introduction to NuSMV Yi Li Nov 6, 2017 An Overview of NuSMV NuSMV is a symbolic model checker developed by FBK-IRST Uses a structured language to model finite-state systems Allows to

More information

Automated Reasoning Lecture 3: The NuSMV Model Checker

Automated Reasoning Lecture 3: The NuSMV Model Checker Automated Reasoning Lecture 3: The NuSMV Model Checker Jacques Fleuriot jdf@inf.ed.ac.uk Recap Previously: Model Checking Introduction Linear Temporal Logic This time: An implementation of LTL Model Checking

More information

Introduction to SMV. Arie Gurfinkel (SEI/CMU) based on material by Prof. Clarke and others Carnegie Mellon University

Introduction to SMV. Arie Gurfinkel (SEI/CMU) based on material by Prof. Clarke and others Carnegie Mellon University Introduction to SMV Arie Gurfinkel (SEI/CMU) based on material by Prof. Clarke and others 2 Carnegie Mellon University Symbolic Model Verifier (SMV) Ken McMillan, Symbolic Model Checking: An Approach to

More information

Introduction to NuSMV

Introduction to NuSMV Introduction to NuSMV p. 1/26 Introduction to NuSMV Hao Zheng zheng@cse.usf.edu Computer Science and Engineering University of South Florida Introduction to NuSMV p. 2/26 NuSMV NuSMV is a symbolic model

More information

NuSMV 2.2 Tutorial. Roberto Cavada, Alessandro Cimatti, Gavin Keighren, Emanuele Olivetti, Marco Pistore and Marco Roveri

NuSMV 2.2 Tutorial. Roberto Cavada, Alessandro Cimatti, Gavin Keighren, Emanuele Olivetti, Marco Pistore and Marco Roveri NuSMV 2.2 Tutorial Roberto Cavada, Alessandro Cimatti, Gavin Keighren, Emanuele Olivetti, Marco Pistore and Marco Roveri IRST - Via Sommarive 18, 38055 Povo (Trento) Italy Email: nusmv@irst.itc.it Contents

More information

Using Cadence SMV. to verify temporal properties of finite-state machines : Intro to Model Checking April 6, 2011.

Using Cadence SMV. to verify temporal properties of finite-state machines : Intro to Model Checking April 6, 2011. Using Cadence SMV to verify temporal properties of finite-state machines 15-817: Intro to Model Checking April 6, 2011 Will Klieber 1 Remember (π f ) implies (π Review of Temporal Logic a a is true now

More information

NuSMV 2.2 User Manual

NuSMV 2.2 User Manual NuSMV 2.2 User Manual Roberto Cavada, Alessandro Cimatti, Emanuele Olivetti, Gavin Keighren, Marco Pistore and Marco Roveri IRST - Via Sommarive 18, 38055 Povo (Trento) Italy Email: nusmv@irst.itc.it This

More information

NuSMV 2.3 User Manual

NuSMV 2.3 User Manual NuSMV 2.3 User Manual Roberto Cavada, Alessandro Cimatti, Emanuele Olivetti, Gavin Keighren, Marco Pistore, Marco Roveri, Simone Semprini and Andrey Tchaltsev IRST - Via Sommarive 18, 38055 Povo (Trento)

More information

System Correctness. EEC 421/521: Software Engineering. System Correctness. The Problem at Hand. A system is correct when it meets its requirements

System Correctness. EEC 421/521: Software Engineering. System Correctness. The Problem at Hand. A system is correct when it meets its requirements System Correctness EEC 421/521: Software Engineering A Whirlwind Intro to Software Model Checking A system is correct when it meets its requirements a design without requirements cannot be right or wrong,

More information

Finite State Verification. CSCE Lecture 14-02/25/2016

Finite State Verification. CSCE Lecture 14-02/25/2016 Finite State Verification CSCE 747 - Lecture 14-02/25/2016 So, You Want to Perform Verification... You have a property that you want your program to obey. Great! Let s write some tests! Does testing guarantee

More information

the possible applications of symbolic model checking to hardware verification. This document describes the syntax and semantics of the SMV input langu

the possible applications of symbolic model checking to hardware verification. This document describes the syntax and semantics of the SMV input langu The SMV system Λ for SMV version 2.5.4 K. L. McMillan mcmillan@cs.cmu.edu Original: February 2, 1992 Last updated: November 6, 2000 The SMV system is a tool for checking finite state systems against specifications

More information

The SMV system DRAFT. K. L. McMillan. Carnegie-Mellon University. February 2, 1992

The SMV system DRAFT. K. L. McMillan. Carnegie-Mellon University. February 2, 1992 The SMV system DRAFT K. L. McMillan Carnegie-Mellon University mcmillancs.cmu.edu February 2, 1992 The SMV system is a tool for checking nite state systems against specications in the temporal logic CTL.

More information

NuSMV 2.5 User Manual

NuSMV 2.5 User Manual NuSMV 2.5 User Manual Roberto Cavada, Alessandro Cimatti, Charles Arthur Jochim, Gavin Keighren, Emanuele Olivetti, Marco Pistore, Marco Roveri and Andrei Tchaltsev FBK-irst - Via Sommarive 18, 38055 Povo

More information

Model Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12

Model Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12 Model Checking mc Revision:.2 Model Checking for Infinite Systems mc 2 Revision:.2 check algorithmically temporal / sequential properties fixpoint algorithms with symbolic representations: systems are

More information

Finite State Verification. CSCE Lecture 21-03/28/2017

Finite State Verification. CSCE Lecture 21-03/28/2017 Finite State Verification CSCE 747 - Lecture 21-03/28/2017 So, You Want to Perform Verification... You have a property that you want your program to obey. Great! Let s write some tests! Does testing guarantee

More information

Temporal Logic and Timed Automata

Temporal Logic and Timed Automata Information Systems Analysis Temporal Logic and Timed Automata (5) UPPAAL timed automata Paweł Głuchowski, Wrocław University of Technology version 2.3 Contents of the lecture Tools for automatic verification

More information

CTL Model Checking with NuSMV

CTL Model Checking with NuSMV UPPSALA UNIVERSITET Matematiska Institutionen Anton Hedin LABORATORY EXERCISE 2 APPLIED LOGIC 2009-12-08 CTL Model Checking with NuSMV The first part of the laboratory exercises is a brief introduction

More information

Lecture1: Symbolic Model Checking with BDDs. Edmund M. Clarke, Jr. Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213

Lecture1: Symbolic Model Checking with BDDs. Edmund M. Clarke, Jr. Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213 Lecture: Symbolic Model Checking with BDDs Edmund M Clarke, Jr Computer Science Department Carnegie Mellon University Pittsburgh, PA 523 Temporal Logic Model Checking Specification Language: A propositional

More information

Lecture 2: Symbolic Model Checking With SAT

Lecture 2: Symbolic Model Checking With SAT Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.

More information

WHEN concurrent processes share a resource such as a file

WHEN concurrent processes share a resource such as a file 1 Verification of mutual exclusion algorithms with SMV System Nikola Bogunović, Edgar Pek Faculty of Electrical Engineering and Computing Unska 3 Croatia email: nikola.bogunovic@fer.hr, edgar.pek@fer.hr

More information

Introduction to SMV Part 2

Introduction to SMV Part 2 Introduction to SMV Part 2 Arie Gurfinkel (SEI/CMU) based on material by Prof. Clarke and others 2011 Carnegie Mellon University Brief Review 2011 Carnegie Mellon University Symbolic Model Verifier (SMV)

More information

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati

An Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:

More information

Overview. Discrete Event Systems - Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?

Overview. Discrete Event Systems - Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for? Computer Engineering and Networks Overview Discrete Event Systems - Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two

More information

Cyber Physical System Verification with SAL

Cyber Physical System Verification with SAL Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System

More information

CSC2108: Automated Verification Assignment 1 - Solutions

CSC2108: Automated Verification Assignment 1 - Solutions 8 CSC218: Automated Verification Assignment 1 - Solutions 1. Solve the following problem: Use the definition of between states and CTL formulas to explain why means that is true infinitely often along

More information

Formal Verification: Practical Exercise Model Checking with NuSMV

Formal Verification: Practical Exercise Model Checking with NuSMV Formal Verification: Practical Exercise Model Checking with NuSMV Jacques Fleuriot Daniel Raggi Semester 2, 2017 This is the first non-assessed practical exercise for the Formal Verification course. You

More information

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab)

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Richard M. Murray Nok Wongpiromsarn Ufuk Topcu Calornia Institute of Technology AFRL, 25 April 2012 Outline Spin model checker: modeling

More information

Model Checking for Autonomy Software

Model Checking for Autonomy Software Model Checking for Autonomy Software Charles Pecheur RIACS / ASE Group, NASA Ames Charles Pecheur, RIACS / NASA Ames 1 Contents Model Checking for Autonomy Software Why? Autonomy software, how to verify

More information

Illlll~~ iII! 075l

Illlll~~ iII! 075l AD-A259 Illlll~~ 111111111iII! 075l Verification of the Futurebus+ Cache Coherence Protocol E. Clarke 1 0. Grumberg 2 H. Hiraishi 3 S. Jha 1 D. Long' K. McMillan' L. Ness 4 October 1992 CMU-CS-92-206 School

More information

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania

Automated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania Automated Refinement Checking of Asynchronous Processes Rajeev Alur University of Pennsylvania www.cis.upenn.edu/~alur/ Intel Formal Verification Seminar, July 2001 Problem Refinement Checking Given two

More information

The Spin Model Checker : Part I/II

The Spin Model Checker : Part I/II The Spin Model Checker : Part I/II Moonzoo Kim CS Dept. KAIST Korea Advanced Institute of Science and Technology Motivation: Tragic Accidents Caused by SW Bugs 2 Cost of Software Errors June 2002 Software

More information

arxiv:cs/ v1 [cs.se] 16 Jul 2004

arxiv:cs/ v1 [cs.se] 16 Jul 2004 Model Checking of Statechart Models Survey and Research Directions arxiv:cs/0407038v1 [cs.se] 16 Jul 2004 Purandar Bhaduri TRDDC, Tata Consultancy Services 54 B, Hadapsar Industrial Estate Pune 411 013,

More information

Action Language Verifier, Extended

Action Language Verifier, Extended Action Language Verifier, Extended Tuba Yavuz-Kahveci 1, Constantinos Bartzis 2, and Tevfik Bultan 3 1 University of Florida 2 Carnegie Mellon University 3 UC, Santa Barbara 1 Introduction Action Language

More information

4/6/2011. Model Checking. Encoding test specifications. Model Checking. Encoding test specifications. Model Checking CS 4271

4/6/2011. Model Checking. Encoding test specifications. Model Checking. Encoding test specifications. Model Checking CS 4271 Mel Checking LTL Property System Mel Mel Checking CS 4271 Mel Checking OR Abhik Roychoudhury http://www.comp.nus.edu.sg/~abhik Yes No, with Counter-example trace 2 Recap: Mel Checking for mel-based testing

More information

AsmetaSMV: a model checker for AsmetaL models Tutorial

AsmetaSMV: a model checker for AsmetaL models Tutorial AsmetaSMV: a model checker for AsmetaL models Tutorial Paolo Arcaini 1 Angelo Gargantini 2 Elvinia Riccobene 3 1 Università degli Studi di Milano, Dipartimento di Tecnologie dell'informazione - parcaini@gmail.com

More information

Design and Analysis of Distributed Interacting Systems

Design and Analysis of Distributed Interacting Systems Design and Analysis of Distributed Interacting Systems Lecture 5 Linear Temporal Logic (cont.) Prof. Dr. Joel Greenyer May 2, 2013 (Last Time:) LTL Semantics (Informally) LTL Formulae are interpreted on

More information

Formal Analysis and Verification of a Communication Protocol

Formal Analysis and Verification of a Communication Protocol Proceedings of the 5th WSEAS Int. Conference on Information Security and Privacy, Venice, Italy, November 20-22, 2006 103 Formal Analysis and Verification of a Communication Protocol XIN BEN LI, DE CHAO

More information

Double Header. Two Lectures. Flying Boxes. Some Key Players: Model Checking Software Model Checking SLAM and BLAST

Double Header. Two Lectures. Flying Boxes. Some Key Players: Model Checking Software Model Checking SLAM and BLAST Model Checking #1 Double Header Two Lectures Model Checking Software Model Checking SLAM and BLAST Flying Boxes It is traditional to describe this stuff (especially SLAM and BLAST) with high-gloss animation

More information

CS 267: Automated Verification. Lecture 13: Bounded Model Checking. Instructor: Tevfik Bultan

CS 267: Automated Verification. Lecture 13: Bounded Model Checking. Instructor: Tevfik Bultan CS 267: Automated Verification Lecture 13: Bounded Model Checking Instructor: Tevfik Bultan Remember Symbolic Model Checking Represent sets of states and the transition relation as Boolean logic formulas

More information

NuSMV 2: An OpenSource Tool for Symbolic Model Checking

NuSMV 2: An OpenSource Tool for Symbolic Model Checking NuSMV 2: An OpenSource Tool for Symbolic Model Checking Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani, and Armando Tacchella

More information

Introduction to Linear-Time Temporal Logic. CSE 814 Introduction to LTL

Introduction to Linear-Time Temporal Logic. CSE 814 Introduction to LTL Introduction to Linear-Time Temporal Logic CSE 814 Introduction to LTL 1 Outline Motivation for TL in general Types of properties to be expressed in TL Structures on which LTL formulas are evaluated Syntax

More information

Software Engineering using Formal Methods

Software Engineering using Formal Methods Software Engineering using Formal Methods Introduction to Promela Wolfgang Ahrendt 03 September 2015 SEFM: Promela /GU 150903 1 / 36 Towards Model Checking System Model Promela Program byte n = 0; active

More information

Formal Specification and Verification

Formal Specification and Verification Formal Specification and Verification Introduction to Promela Bernhard Beckert Based on a lecture by Wolfgang Ahrendt and Reiner Hähnle at Chalmers University, Göteborg Formal Specification and Verification:

More information

Simplification of NuSMV Model Checking Counter Examples. Jussi Lahtinen February 14, 2008

Simplification of NuSMV Model Checking Counter Examples. Jussi Lahtinen February 14, 2008 Simplification of NuSMV Model Checking Counter Examples Jussi Lahtinen February 14, 2008 1 Contents 1 Introduction 3 2 Model Checking 3 2.1 Modeling of Reactive Systems.................... 4 2.2 Concurrent

More information

OCRA: Othello Contracts Refinement Analysis Version 1.3

OCRA: Othello Contracts Refinement Analysis Version 1.3 OCRA: Othello Contracts Refinement Analysis Version 1.3 Alessandro Cimatti, Michele Dorigatti, Stefano Tonetta Abstract Contract-based design enriches a component model with properties structured in pairs

More information

Software Engineering using Formal Methods

Software Engineering using Formal Methods Software Engineering using Formal Methods Introduction to Promela Wolfgang Ahrendt & Richard Bubel & Reiner Hähnle & Wojciech Mostowski 31 August 2011 SEFM: Promela /GU 110831 1 / 35 Towards Model Checking

More information

Predicate Abstraction Daniel Kroening 1

Predicate Abstraction Daniel Kroening 1 Predicate Abstraction 20.1.2005 Daniel Kroening 1 Motivation Software has too many state variables State Space Explosion Graf/Saïdi 97: Predicate Abstraction Idea: Only keep track of predicates on data

More information

Model-Checking Concurrent Systems. The Model Checker Spin. The Model Checker Spin. Wolfgang Schreiner

Model-Checking Concurrent Systems. The Model Checker Spin. The Model Checker Spin. Wolfgang Schreiner Model-Checking Concurrent Systems Wolfgang Schreiner Wolfgang.Schreiner@risc.jku.at Research Institute for Symbolic Computation (RISC) Johannes Kepler University, Linz, Austria http://www.risc.jku.at 1.

More information

Binary Decision Diagrams and Symbolic Model Checking

Binary Decision Diagrams and Symbolic Model Checking Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of

More information

PRISM An overview. automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation,

PRISM An overview. automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation, PRISM An overview PRISM is a probabilistic model checker automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation, Construction/analysis of probabilistic

More information

A Case Study for CTL Model Update

A Case Study for CTL Model Update A Case Study for CTL Model Update Yulin Ding and Yan Zhang School of Computing & Information Technology University of Western Sydney Kingswood, N.S.W. 1797, Australia email: {yding,yan}@cit.uws.edu.au

More information

6.0 ECTS/4.5h VU Programm- und Systemverifikation ( ) June 22, 2016

6.0 ECTS/4.5h VU Programm- und Systemverifikation ( ) June 22, 2016 6.0 ECTS/4.5h VU Programm- und Systemverifikation (184.741) June 22, 2016 Kennzahl (study id) Matrikelnummer (student id) Familienname (family name) Vorname (first name) Gruppe (version) A 1.) Coverage

More information

Overview of SRI s. Lee Pike. June 3, 2005 Overview of SRI s. Symbolic Analysis Laboratory (SAL) Lee Pike

Overview of SRI s. Lee Pike. June 3, 2005 Overview of SRI s. Symbolic Analysis Laboratory (SAL) Lee Pike June 3, 2005 lee.s.pike@nasa.gov Model-Checking 101 Model-checking is a way automatically to verify hardware or software. For a property P, A Model-checking program checks to ensure that every state on

More information

The SPIN Model Checker

The SPIN Model Checker The SPIN Model Checker Metodi di Verifica del Software Andrea Corradini Lezione 1 2013 Slides liberamente adattate da Logic Model Checking, per gentile concessione di Gerard J. Holzmann http://spinroot.com/spin/doc/course/

More information

Application: Programming Language Semantics

Application: Programming Language Semantics Chapter 8 Application: Programming Language Semantics Prof. Dr. K. Madlener: Specification and Verification in Higher Order Logic 527 Introduction to Programming Language Semantics Programming Language

More information

Formal Verification of Embedded Software in Medical Devices Considering Stringent Hardware Constraints

Formal Verification of Embedded Software in Medical Devices Considering Stringent Hardware Constraints Formal Verification of Embedded Software in Medical Devices Considering Stringent Hardware Constraints L. Cordeiro, B. Fischer, H. Chen, J. P. Marques-Silva Lucas Cordeiro lcc08r@ecs.soton.ac.uk Agenda

More information

Analysis of a Measured Launch

Analysis of a Measured Launch Analysis of a Measured Launch Jon Millen, Joshua Guttman, John Ramsdell, Justin Sheehy, Brian Sniffen The MITRE Corporation Bedford, MA June 5, 2007 Abstract The design of a trusted system based on the

More information

Automated Compliance Verification of Business Processes in Apromore

Automated Compliance Verification of Business Processes in Apromore Automated Compliance Verification of Business Processes in Apromore Heerko Groefsema 1, Nick R.T.P. van Beest 2, and Abel Armas-Cervantes 3 1 University of Groningen, The Netherlands h.groefsema@rug.nl

More information

Verification of Intelligent Software

Verification of Intelligent Software Verification of Intelligent Software Charles Pecheur (RIACS / NASA Ames) Charles Pecheur 2003 1 Contents Model Checking for Intelligent Software Why? Intelligent software, how to verify it? What? A bird's-eye

More information

Formal Verification. Lecture 7: Introduction to Binary Decision Diagrams (BDDs)

Formal Verification. Lecture 7: Introduction to Binary Decision Diagrams (BDDs) Formal Verification Lecture 7: Introduction to Binary Decision Diagrams (BDDs) Jacques Fleuriot jdf@inf.ac.uk Diagrams from Huth & Ryan, 2nd Ed. Recap Previously: CTL and LTL Model Checking algorithms

More information

Formal Verification by Model Checking

Formal Verification by Model Checking Formal Verication by Model Checking Jonathan Aldrich Carnegie Mellon University Based on slides developed by Natasha Sharygina 17-654/17-754: Analysis of Software Artacts Spring 2006 1 CTL Model Checking

More information

More on Verification and Model Checking

More on Verification and Model Checking More on Verification and Model Checking Wednesday Oct 07, 2015 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/60 Course fair! 2/60 Exam st October 21, 8:00 13:00 If you want to participate,

More information

CSCI 1061U Programming Workshop 2. C++ Basics

CSCI 1061U Programming Workshop 2. C++ Basics CSCI 1061U Programming Workshop 2 C++ Basics 1 Learning Objectives Introduction to C++ Origins, Object-Oriented Programming, Terms Variables, Expressions, and Assignment Statements Console Input/Output

More information

Model Checking. Dragana Cvijanovic

Model Checking. Dragana Cvijanovic Model Checking Dragana Cvijanovic d.cvijanovic@cs.ucl.ac.uk 1 Introduction Computerised systems pervade more and more our everyday lives. Digital technology is now used to supervise critical functions

More information

Building Graphical Promela Models using UPPAAL GUI

Building Graphical Promela Models using UPPAAL GUI Building Graphical Promela Models using UPPAAL GUI Master s Thesis Report by Vasu Hossaholal Lingegowda Software Systems Engineering Group: B2-201 under the guidance of Dr. Alexandre David Department of

More information

Xuandong Li. BACH: Path-oriented Reachability Checker of Linear Hybrid Automata

Xuandong Li. BACH: Path-oriented Reachability Checker of Linear Hybrid Automata BACH: Path-oriented Reachability Checker of Linear Hybrid Automata Xuandong Li Department of Computer Science and Technology, Nanjing University, P.R.China Outline Preliminary Knowledge Path-oriented Reachability

More information

n n Try tutorial on front page to get started! n spring13/ n Stack Overflow!

n   n Try tutorial on front page to get started! n   spring13/ n Stack Overflow! Announcements n Rainbow grades: HW1-6, Quiz1-5, Exam1 n Still grading: HW7, Quiz6, Exam2 Intro to Haskell n HW8 due today n HW9, Haskell, out tonight, due Nov. 16 th n Individual assignment n Start early!

More information

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction

Verification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Termination Verification Otions Verification

More information

Model checking Timber program. Paweł Pietrzak

Model checking Timber program. Paweł Pietrzak Model checking Timber program Paweł Pietrzak 1 Outline Background on model checking (spam?) The SPIN model checker An exercise in SPIN - model checking Timber Deriving finite models from Timber programs

More information

Fundamentals of Software Engineering

Fundamentals of Software Engineering Fundamentals of Software Engineering Reasoning about Programs with Dynamic Logic - Part I Ina Schaefer Institute for Software Systems Engineering TU Braunschweig, Germany Slides by Wolfgang Ahrendt, Richard

More information

CHPSIM. Version 2.0. A Simulator and Debugger for the CHP Language. User Manual. Written by Marcel van der Goot and Chris Moore

CHPSIM. Version 2.0. A Simulator and Debugger for the CHP Language. User Manual. Written by Marcel van der Goot and Chris Moore CHPSIM Version 2.0 A Simulator and Debugger for the CHP Language User Manual Written by Marcel van der Goot and Chris Moore Copyright c 2010 Caltech All rights reserved. 1 2 Contents 1 Getting Started

More information

NuSMV 2: An OpenSource Tool for Symbolic Model Checking

NuSMV 2: An OpenSource Tool for Symbolic Model Checking Carnegie Mellon University Research Showcase @ CMU Computer Science Department School of Computer Science 2002 NuSMV 2: An OpenSource Tool for Symbolic Model Checking Alessandro Cimatti ITC-IRST Edmund

More information

Lecture 2. The SCADE Language Data Flow Kernel. Daniel Kästner AbsInt GmbH 2012

Lecture 2. The SCADE Language Data Flow Kernel. Daniel Kästner AbsInt GmbH 2012 Lecture 2 The SCADE Language Data Flow Kernel Daniel Kästner AbsInt GmbH 2012 2 Synchronous Programming Two simple ways of implementing reactive systems: Event-driven Foreach input_event

More information

Analysis of Boolean Programs TACAS 2013

Analysis of Boolean Programs TACAS 2013 Analysis of Boolean Programs Patrice Godefroid Microsoft Research Mihalis Yannakakis Columbia University Page 1 March 2013 What is a Boolean Program? All variables have Boolean type, recursive procedures

More information

PSL/Sugar Version 1.28

PSL/Sugar Version 1.28 User s Guide PSL/Sugar Version 1.28 GDL Flavor for RuleBase PE Verification Technologies Group IBM Haifa Research Laboratories November 2005 Notices PSL/Sugar Version 1.28 User s Guide Second edition (2005)

More information

Copyright 2008 CS655 System Modeling and Analysis. Korea Advanced Institute of Science and Technology

Copyright 2008 CS655 System Modeling and Analysis. Korea Advanced Institute of Science and Technology The Spin Model Checker : Part I Copyright 2008 CS655 System Korea Advanced Institute of Science and Technology System Spec. In Promela Req. Spec. In LTL Overview of the Spin Architecture Spin Model pan.c

More information

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University

COMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics

More information

Model Checking Parallel Programs with Inputs

Model Checking Parallel Programs with Inputs Model Checking Parallel Programs with Inputs Jiří Barnat, Petr Bauch and Vojtěch Havel 12 February 2014 Barnat et. al. (ParaDiSe) Control Explicit Data Symbolic 1 / 23 Motivation: Parallel Software Verification

More information

A Fast Review of C Essentials Part I

A Fast Review of C Essentials Part I A Fast Review of C Essentials Part I Structural Programming by Z. Cihan TAYSI Outline Program development C Essentials Functions Variables & constants Names Formatting Comments Preprocessor Data types

More information

Sérgio Campos, Edmund Clarke

Sérgio Campos, Edmund Clarke Sérgio Campos, Edmund 1 / 23 Model checking is a technique that relies on building a finite model of a system and checking that a desired property holds in that model. The check is performed by an exhaustive

More information

Computation Engineering Applied Automata Theory and Logic. Ganesh Gopalakrishnan University of Utah. ^J Springer

Computation Engineering Applied Automata Theory and Logic. Ganesh Gopalakrishnan University of Utah. ^J Springer Computation Engineering Applied Automata Theory and Logic Ganesh Gopalakrishnan University of Utah ^J Springer Foreword Preface XXV XXVII 1 Introduction 1 Computation Science and Computation Engineering

More information

Assertions! How to write correct programs and know it! Harlan Mills! Gunnar Gotshalks! 08-1

Assertions! How to write correct programs and know it! Harlan Mills! Gunnar Gotshalks! 08-1 Assertions How to write correct programs and know it Harlan Mills Gunnar Gotshalks 08-1 Assertions Boolean expressions or predicates that evaluate to true or false in every state In a program they express

More information

Safety Assessment of AltaRica models via Symbolic Model Checking

Safety Assessment of AltaRica models via Symbolic Model Checking Safety Assessment of AltaRica models via Symbolic Model Checking Marco Bozzano a, Alessandro Cimatti a, Oleg Lisagor b, Cristian Mattarei a, Sergio Mover a, Marco Roveri a, Stefano Tonetta a a Fondazione

More information

Software Model Checking: Theory and Practice

Software Model Checking: Theory and Practice Software Model Checking: Theory and Practice Lecture: Specification Checking - Specification Patterns Copyright 2004, Matt Dwyer, John Hatcliff, and Robby. The syllabus and all lectures for this course

More information

XML Output. Handling TRANS INVAR and INIT

XML Output. Handling TRANS INVAR and INIT 3.9.2002 VeriTech project smv to core This document describes the additions and changes that were made to the smv to core translation in summer 2002 by Efrat shabtai. The original smv to core translation

More information

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab)

Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Computer Lab 1: Model Checking and Logic Synthesis using Spin (lab) Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology EECI 19 Mar 2013 Outline Spin model checker: modeling

More information

want turn==me wait req2==0

want turn==me wait req2==0 Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should

More information

CPSC 427: Object-Oriented Programming

CPSC 427: Object-Oriented Programming CPSC 427: Object-Oriented Programming Michael J. Fischer Lecture 17 March 31, 2016 CPSC 427, Lecture 17 1/29 Name Visibility Demo: Craps Game CPSC 427, Lecture 17 2/29 Name Visibility CPSC 427, Lecture

More information

Symbolic Synthesis of Knowledge-based Program Implementations with Synchronous Semantics

Symbolic Synthesis of Knowledge-based Program Implementations with Synchronous Semantics Symbolic Synthesis of Knowledge-based Program Implementations with Synchronous Semantics X. Huang xiaoweih@cse.unsw.edu.au R. van der Meyden meyden@cse.unsw.edu.au ABSTRACT This paper deals with the automated

More information

Overview of Timed Automata and UPPAAL

Overview of Timed Automata and UPPAAL Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed

More information

Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols

Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols Lee Pike (Presenting), Galois, Inc. leepike@galois.com Geoffrey M. Brown, Indiana University geobrown@cs.indiana.edu

More information

Model Checking Cache Coherence Protocols for Distributed File Systems

Model Checking Cache Coherence Protocols for Distributed File Systems Model Checking Cache Coherence Protocols for Distributed File Systems Mandana Vaziri-Farahani 1 May 18, 1995 CMU-CS-95-156 School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 19950712

More information

Combining Complementary Formal Verification Strategies to Improve Performance and Accuracy

Combining Complementary Formal Verification Strategies to Improve Performance and Accuracy Combining Complementary Formal Verification Strategies to Improve Performance and Accuracy David Owen June 15, 2007 2 Overview Four Key Ideas A Typical Formal Verification Strategy Complementary Verification

More information

Haskell Overview III (3A) Young Won Lim 10/4/16

Haskell Overview III (3A) Young Won Lim 10/4/16 (3A) Copyright (c) 2016 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

TTM/PAT: Specifying and Verifying Timed Transition Models

TTM/PAT: Specifying and Verifying Timed Transition Models TTM/PAT: Specifying and Verifying Timed Transition Models Jonathan S. Ostroff 1, Chen-Wei Wang 1,Yang Liu 2, Jun Sun 3, and Simon Hudon 1 1 Department of Electrical Engineering & Computer Science, York

More information

Model Checkers for Test Case Generation: An Experimental Study

Model Checkers for Test Case Generation: An Experimental Study Model Checkers for Test Case Generation: An Experimental Study Muralidhar Talupur Carnegie Mellon University Abstract. In this paper we study the performance of various model checkers in test case generation

More information

IWAISE November 12, 2012

IWAISE November 12, 2012 IWAISE 2012 Modeling and Verifying Distributed Systems with Petri Nets Tutorial - Practical work Souheib Baarir Fabrice Kordon LIP6 LIP6 Université Paris Ouest Nanterre Université P. & M. Curie 200 avenue

More information

Verification of Bakery algorithm variants for two processes

Verification of Bakery algorithm variants for two processes Verification of Bakery algorithm variants for two processes David Dedi 1, Robert Meolic 2 1 Nova Vizija d.o.o., Vreerjeva ulica 8, SI-3310 Žalec 2 Faculty of Electrical Engineering and Computer Science,

More information

Available online at ScienceDirect. Procedia Computer Science 57 (2015 )

Available online at   ScienceDirect. Procedia Computer Science 57 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 57 (2015 ) 1324 1331 3rd International Conference on Recent Trends in Computing 2015 (ICRTC-2015) Formalizing and Verification

More information