Computer Arithematics Solved MCQs MCQs Multiple Choice Questions
|
|
- Esther Jenkins
- 5 years ago
- Views:
Transcription
1 Computer Arithematics Solved MCQs MCQs Multiple Choice Questions
2 Computer Arithematics Solved MCQs 1) The advantage of single bus over a multi bus is? a. low cost b. flexibility in attaching peripheral devices c. high operating speed d. A and B Explanation: However single bus costs low and it is easy to attach peripheral devices in single bus but multibus architecture have a great advantage in speed and of course, will affect performance also 2) In serial communication, an extra clock is needed? a. to synchronize the devices b. for programmed baud rate control c. to make efficient use of RS-232 d. None of above 3) In which of the following instruction bus idle situation occurs? a. EI b. DAD rp c. INX H d. DAA 4) The addressing used in an instruction of the form ADD X Y is? a. absolute b. immediate c. indirect d. index Explanation: The effective address for an absolute instruction address is the address parameter itself with no modifications. 5) The speed imbalance between memory access and CPU operation can be reduced by? a. cache memory
3 b. memory interleaving c. reducing the size of memory d. A and B 6) Which of the following does not need extra hardware for DRAM refreshing? a b. Motorola c. Z - 80 d. None of these 7) The first operating system used in micro processor is? a. Zenix b. DOS c. CPIM d. Multics 8) Instead of counting with binary number a ring counter uses words that have a single high...? a. bytes b. gate c. bit d. chip 9) The memory cell of a dynamic RAM is simpler and smaller that the memory cell of a... RAM? a. volatile b. semiconductor c. static d. bipolar e. None of above Answer =C
4 10) A multiplexer with a 4 bit data select input is a? a. 4 : 1 multiplexer b. 16 : 1 multiplexer c. 2 : 1 multiplexer d. 8 : 1 multiplexer
5 SET-2 1) Half adder is an example of? a. Combinational Circuits b. Sequential Circuits c. Asynchronous Circuits d. None of these Explanation: Combinational circuits are the circuits whose output depends on the inputs of the same instant of time. 2) In JK flip flop same input, i.e at a particular time or during a clock pulse, the output will oscillate back and forth between 0 and 1. At the end of the clock pulse the value of output Q is uncertain. The situation is referred to as? a. Conversion condition b. Race around condition c. Lock out state d. None of these Explanation:A race around condition is a flaw in an electronic system or process whereby the output and result of the process is unexpectedly dependent on the sequence or timing of other events. 3) In a JK flip flop, if j=k, the resulting flip flop is referred to as? a. D flip flop b. T flip flop c. S-R flip flop d. None of these Explanation: In JK flip flop if both the inputs are same then the flip flop behaves like SR flip flop. 4) Master slave flip flop is also referred to as? a. Level triggered flip flop b. Pulse triggered flip flop c. Edge triggered flip flop
6 d. None of these Explanation:The term pulse triggered means the data is entered on the rising edge of the clock pulse, but the output does not reflect the change until the falling edge of clock pulse. 5) Fetch and decode cycle is required in? a. Direct addressing b. Immediate addressing c. Indirect addressing d. None of above Explanation:Fetch and decode cycle is required in Immediate addressing because it stores the operand directly on which the operation is performed. 6) Valid bit in each cache is associated with? a. Each memory byte in cache b. Each memory word in cache c. One bit with the all memory words d. None of above Explanation:No explanation 7) In J-K flip flop the function K=J is used to realize? a. D flip flop b. S-R flip flop c. T flip flop d. Master slave flip flop Explanation: T flip flop allows the same inputs. So if in JK flip flop J = K then it will work as T flip flop. 8) An encoder has 2 n input lines and... output lines? a. 2 b. n c. 2*n d. n*n
7 Explanation:No Explanation. 9) ASCII code for alphabet character requires... bits? a. 16 b. 15 c. 8 d. 7 Explanation:No explanation 10) The basic limitation of FSM is that? a. An FSM can remember arbitrary large amount of information b. An FSM sometimes recognize grammars that are not regular c. It sometimes fails to recognize grammar that are regular d. All of the above comments are true Explanation: FSM stands for Finite State Machine.
8 SET-3 1) What is the hexadecimal equivalent of a binary number ? a. AF b. 9E c. 8C d. All of above e. None of above Explanation:No Explanation 2) A NOR gate recognizes only the input word whose bits are? a. 0's and 1's b. 1's c. 0's d. 0's or 1's e. None of above 3) The operation which is commutative but not associative is? a. AND b. OR c. EX-OR d. NAND 4) All digital circuits can be realized using only? a. EX-OR gates b. Half adders c. Multiplexers d. OR gates 5) The XOR gates are ideal for testing parity because even parity words produces a... output and odd parity word produces a... output?
9 a. low, high b. high, low c. odd, even d. even, odd e. None of above 6) Flip flop output is always? a. Complementary b. Independent of each other c. the same d. same as inputs e. None of above 7) A half adder adds... bits? a. 16 b. 10 c. 8 d. 2 e. None of above Explanation:No Explanation 8) How many flip - flop circuits are needed to divide by 16? a. Two b. Four c. Eight d. Sixteen 9) A flip flop is a... elements that stores a 216 binary digits as a low or high voltage? a. chip b. bus c. I/O
10 d. memory e. None of above 10) A positive AND gate is also a negative? a. NAND gate b. AND gate c. NOR gate d. OR gate e. None of these
11 SET-4 1) Which of the following is a minimum error code? a. Octal code b. Binary code c. Gray code d. Excess-3 code 2) In a positive edge triggered JK flip flop, a low J and low K produces? a. High state b. Low state c. toggle state d. no change Explanation: In JK Flip Flop if J = K = 0 then it holds its current state. There will be no change. 3) Negative numbers can't be represented in? a. signed magnitude form b. 1's complement form c. 2's complement form d. None of above 4) Which of the following architecture is not suitable for realising SIMD? a. Vector processor b. Array processor c. Von Neumann d. All of above 5) The XOR operator + is? a. commutative b. associative
12 c. distributive over AND operator d. A and B Explanation: As A + B = B + A and A + ( B + C) = (A + B ) + C Hence it is commutative and associative. 6) The binary equivalent of the Gray code is...? a b c d Explanation: The rule for changing the Gray code to binary is that first bit remains the same and the next bit is obtained by adding the first LSB of binary to the second LSB of Gray code and so on... So the answer of the question is ) An assembler that runs on one machine but produces machine code for another machine is called? a. simulator b. emulator c. cross assembler d. boot strap loader Explanation: Cross assembler is an assembler which runs on one type of processor and produces machine code for another. 8) Which of the following unit can be used to measure the speed of a computer? a. SYPS b. MIPS c. BAUD d. FLOPS e. B and D Answer = E Explanation: MIPS measures the execution speed of computers CPU but not the whole system. FLOPS is a measure of computer's performance especially in the field of scientific calculations that makes heavy use of floating point calculations. 9) Which of the following logic families is well suited for high speed operations? a. TTL
13 b. ECL c. MOS d. CMOS Explanation: ECL is used for high speed applications because of its price and power demands. 10) Which of the following comments about half adder are true? a. It adds 2 bits b. It is called so because a full adder involves two half adders c. It does half the work of full adder d. It needs two inputs and generates two outputs e. A, B and D Answer = E
14 SET-5 1) The term sum - of - product in Boolean algebra means? a. The AND function of several OR functions b. The OR function of several AND functions c. The OR function of several OR function d. The AND function of several AND functions Explanation: Sum-Of-Products expressions lend themselves well to implementation as a set of AND gates (products) feeding into a single OR gate (sum). 2) The fan out capability of a digital building block can be defined as? a. The number of inputs that one output can transmit to b. The amount of cooling required for fanning the hear out c. The number of inputs that can transmit to one input d. The maximum power dissipation that the unit can stand e. None of above Explanation: N/A 3) The ALE line of an 8085 microprocessor is used to? a. Execute an RST by hardware b. Executes the instruction supplied by external device through the INTA signal c. Executes an instruction from memory location 20 H d. Executes a NOP Explanation: ALE is address latch enable. the lower order address remains only for a single T satate then ths data is latched and the lower order address bus stores the data. 4) The cost for storing a bit is minimum in? a. Cache b. Register c. RAM d. Magnetic tape
15 Explanation: N/A 5) The index register in a digital computer is used for? a. Pointing to the stack address b. Indirect addressing c. Keeping track of number of times a loop is executed d. Address modification Explanation: An index register in a computer's CPU is a processor register used for modifying operand addresses during the run of a program, typically for doing vector/array operations. 6) After reset the CPU begins execution from the memory location? a. 0000H b. 0001H c. FFEFH d. 8000H Explanation: N/A 7) A single register to clear the lower four bits of the accumulator in 8085 assembly language is? a. XRI 0FH b. ANI FOH c. XRI FOH d. ANI OFH Explanation: ANI FOH ANDs the accumulator with immediate. F leaves the high nibble whatever it is, 0 clears the lower nibble 8) If the total number of states in the fetching and execution phases of an 8085 instruction is known to be 7; the number of machine cycles is? a. 0 b. 1 c. 2 d. 3
16 Explanation: N/A 9) Von Neumann architecture is? a. SISD b. SIMD c. MIMD d. MISD Explanation: In computing, SISD (single instruction, single data) is a term referring to a computer architecture in which a single processor, a uniprocessor, executes a single instruction stream, to operate on data stored in a single memory. This corresponds to the von Neumann architecture. 10) A typical application of MIMD is? a. railway reservation b. weather forecasting c. matrix multiplication d. All of above Explanation: MIMD (multiple instruction, multiple data) is a technique employed to achieve parallelism.
17 SET-6 1) The... is ultraviolet light erasable and electricity programmable.this allows the user to create and store until programs and data are perfected.? a. EPROM b. PROM c. ROM d. RAM Explanation: N/A 2) What table shows the electrical status of digital circuits output for every possible combination of electrical states in the inputs? a. Function Table b. Truth Table c. Routing Table d. ASCII Table 3) The gray code for decimal 7 is? a b c d Explanation: First convert decimal seven to binary that is 0111 then convert it into gray code. 4) Which of the following electronic component are not found in ordinary ICs? a. Diodes b. Transistors c. Resistors d. Inductors Explanation: Inductor is a passive two terminal electronic component that stores energy in its magnetic field 5) Choose the correct statements?
18 a. Bus is a group of information carrying wires b. Bus is needed to achieve reasonable speed of operation c. Bus can carry data or address d. A bus can be shared by more that one device e. All of above Answer = E Explanation: A bus have all the four features. 6) If the memory access takes 20 ns with cache and 110 ns without it,then the hit ratio (cache uses 10 as memory) is? a. 93 % b. 90 % c. 87 % d. 88 % Explanation: If we find what we want in the cache then it is called Hit otherwise it is miss. 7) Any instruction should have at least? a. 2 operands b. 1 operand c. 3 operands d. None of above Explanation: An instruction can be without operand also. 8) The number of clock cycles necessary to complete 1 fetch cycle in 8085 is? a. 3 or 4 b. 4 or 5 c. 4 or 6 d. 3 or 5 9) Motorola's is comparable to? a b c d
19 Explanation: Motorola is a microprocessor released in It is called as oh - four - oh or oh forty 10) The addressing mode used in the instruction PUSH B? a. Direct b. Register c. Register Indirect d. Immediate Explanation:In register indirect addressing mode the operand is found from the memory whose address is fetched from the register in the instruction code.
20 SET-7 1) On receiving an interrupt from an I/O device, the CPU? a. halts for a predetermined time b. hands over control of address bus and data bus to the interrupting device. c. branches off to the interrupt service routine immediately d. branches off to the interrupt service routine after the completion of the current instruction. 2) To get boolean expression in the product of sum form from a given Karnaugh map? a. don't care condition should not be present b. don't care conditions if present should be takes as zeros c. one should cover all the 0's present and complement the resulting expression. d. one should cover all the 1'a present and complement the resulting expression. 3) The reduced form of the boolean expression (A + B)(A + C) is? a. AB + AC b. AC + B c. A + B + C d. A + BC 4) Name the cache also known as internal cache? a. L1 cache b. L2 cache c. L3 cache d. L4 cache Explanation:L1 cache is also known as internal cache and it resides in the CPU. L2 is known as secondary cache and it is within the motherboard. 5) Which of the following is not a CPU register? a. Memory control register b. Memory data register c. Memory buffer register
21 d. Instruction register Explanation: There is no MCR in the CPU 6) The main task of memory address register is? a. stores the address of next location in the main memory b. stores the address of next location in cache memory c. stores the address of next location in secondary memory d. stores the address of output device to which the data is sent 7) Which register indicates whether the data register holds the data to be transferred or not? a. MAR b. MBR c. MDR d. Status register 8) Which of the following operation represents the machine cycle? a. Fetch - Execute - Decode - Store b. Execute - Decode - Store - Fetch c. Decode - Fetch - Store - Execute d. Fetch - Decode -Execute - Store Explanation: In Fetch phase the instruction is brought into the computer, in Decode phase the instruction in divided into different parts, in Execute phase the decoded instruction is executed by the CPU and finally the result sent to the output device or main memory. 9) The decoding phase of instruction cycle is also known as? a. Translating b. Interpreting c. Analyzing d. Breaking Answer =B Explanation:Decoding phase is also known as interpreting as the instruction in
22 interpreted to determine two key attribute of the instruction, the opcode and the operand. 10) Cache memory is used to transfer data between? a. Main memory and secondary memory b. Processor and main memory c. Processor and secondary memory d. Processor and output device Explanation:Cache is always placed between the main memory and processor in the computer system.
23 SET-8 1) Which memory stores the data permanently? a. Primary memory b. Secondary memory c. Cache memory d. Registers Explanation: Secondary memory stores the data permanently until we remove it. 2) Which of the following is the cheapest type of memory? a. Secondary memory b. Primary memory c. Cache memory d. ROM Explanation: Secondary memory is the cheapest form because it can not process the data through the CPU directly. The data must be brought into the primary memory form execution. Therefore secondary memory is the form of slowest memory. 3) Which of the following is auxiliary memory of the computer system? a. ROM b. SRAM c. Cache memory d. Magnetic tape Explanation:ROM is the secondary memory which stores the data permanently also known as auxiliary memory. 4) What does IBG stands for? a. Intra byte gaps b. Inter block gaps c. Inter bit gaps d. Intra block gaps Explanation:Inter block gaps is the space between the two consecutive physical blocks of memory. 5) On what type of ROM data can be written only once?
24 a. PROM b. EPROM c. EEPROM d. EROM Explanation:In Programmable Read Only Memory once the data is written it remains there forever. 6) In optical storage system which medium is used for reading and recording data? a. Laser light b. Black light c. High energy visible light d. Ultraviolet light Explanation: Optical storage system use the laser light to retrieve as well as to record the data. 7) Which is known as solid state memory? a. Parallel serial bus b. Universal parallel bus c. Universal serial bus d. Universal computer bus Explanation:No Explanation 8) In MO system which of the following temperature is used as a recording medium? a. Room temperature b. Curie temperature c. Neel temperature d. Boiling point temperature Explanation:Curie temperature is used for recording data in Magneto Optical system. Curie temperature is the temperature at which the material loses its magnetic properties and above this temperature the material becomes paramagnetic. 9) The amount of space available in the computer system for holding the data is called? a. Storage space b. Storage area
25 c. Storage capacity d. Storage address 10) Which of the following is not a type of magnetic storage system? a. Magnetic tape b. Floppy disk c. Compact disk d. Hard disk Explanation: Compact disk is the optical storage system not the magnetic storage system.
26 SET-9 1) Computer use thousands of flip flops. To coordinate the overall action, a common signal called the... is sent to each flip - flop.? a. latch b. master c. clock d. slave e. None of above Explanation: To coordinate the overall action, a square wave signal called the clock is sent to each flip flop. This signal prevents the flip flop from changing states until the right time. 2) Which of the following flip flop is free from race around condition? a. SR flip flop b. T flip flop c. Master slave flip flop d. All of above Explanation: Toggling more that once during a clock cycle is called racing. JK master slave flip flop avoids racing. 3) Which logic family dissipates the minimum power? a. DTL b. ECL c. TTL d. CMOS e. None of above Explanation: CMOS dissipates low power. Typically the static power dissipation is 10 nw per gate which is due to the flow of leakage currents. 4) The functional capacity of SSI devices is? a. 1 to 11 gates b. 12 to 99 gates c. 100 to 10,000 gates d. More than 10,000 gates
27 e. None of above 5) What advantage do ICs have over discrete devices due to their greater complexity? a. Smaller size b. Higher Reliability c. Lower cost d. All of above Answer =D Explanation: ICs can also combine analog and digital circuits on a single chip to create functions such as A/D converters and D/A converters. Such circuits offer smaller size and lower cost, but must carefully account for signal interference. 6) A subtractor is usually not present in computer because? a. It is expensive b. It is not possible to design it c. The adder will take care of subtraction d. None of above Explanation: A subtractor can be designed using the same approach as that of an adder. 7) A chip having 150 gates will be classified as? a. SSI b. MSI c. LSI d. VLSI Explanation: Latent semantic indexing (LSI) is an indexing and retrieval method that uses a mathematical technique called Singular value decomposition (SVD) to identify patterns in the relationships between the terms and concepts contained in an unstructured collection of text. 8) Pseudo instructions are? a. assembler directive b. instruction in any program that have no corresponding machine code instruction c. instruction in any program whose presence or absence will not change the output for any input d. None of above
28 Explanation: Pseudo instructions are simply the assembly instructions that do not have a direct machine language equivalent. 9) Programming in a language that actually controls the path of signals or data within the computer is called? a. micro programming b. system programming c. assembly programming d. machine language programming Explanation:No Explanation 10) Which of the following is not typically found in the status register of micro processor? a. overflow b. zero result c. negative result d. none of above Explanation: A status register or flag register is a collection of flag bits for a processor. The status register is a hardware register which contains information about the state of the processor
29 SET-10 1) The advantage of single bus over a multi bus is? a. low cost b. flexibility in attaching peripheral devices c. high operating speed d. A and B Explanation: However single bus costs low and it is easy to attach peripheral devices in single bus but multibus architecture have a great advantage in speed and of course, will affect performance also 2) In serial communication, an extra clock is needed? a. to synchronize the devices b. for programmed baud rate control c. to make efficient use of RS-232 d. None of above 3) In which of the following instruction bus idle situation occurs? a. EI b. DAD rp c. INX H d. DAA 4) The addressing used in an instruction of the form ADD X Y is? a. absolute b. immediate c. indirect d. index Explanation: The effective address for an absolute instruction address is the address parameter itself with no modifications. 5) The speed imbalance between memory access and CPU operation can be reduced by?
30 a. cache memory b. memory interleaving c. reducing the size of memory d. A and B 6) Which of the following does not need extra hardware for DRAM refreshing? a b. Motorola c. Z - 80 d. None of these 7) The first operating system used in micro processor is? a. Zenix b. DOS c. CPIM d. Multics 8) Instead of counting with binary number a ring counter uses words that have a single high...? a. bytes b. gate c. bit d. chip 9) The memory cell of a dynamic RAM is simpler and smaller that the memory cell of a... RAM? a. volatile b. semiconductor c. static d. bipolar e. None of above
31 Answer =C 10) A multiplexer with a 4 bit data select input is a? a. 4 : 1 multiplexer b. 16 : 1 multiplexer c. 2 : 1 multiplexer d. 8 : 1 multiplexer
3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0
1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog
More informationPrinciples of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.
Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)
More information1. Draw general diagram of computer showing different logical components (3)
Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the
More informationCONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)
CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationUPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan
UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess
More informationSECTION-A
M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device
More informationHANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment
Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)
More informationSHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI
SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL
More informationM. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60
M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL
More informationMGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?
MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the
More informationDIGITAL ELECTRONICS. Vayu Education of India
DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education
More informationTHE MICROCOMPUTER SYSTEM CHAPTER - 2
THE MICROCOMPUTER SYSTEM CHAPTER - 2 20 2.1 GENERAL ASPECTS The first computer was developed using vacuum tubes. The computers thus developed were clumsy and dissipating more power. After the invention
More informationInjntu.com Injntu.com Injntu.com R16
1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder
More informationCOLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA
More information1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:
1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit
More informationScheme G. Sample Test Paper-I
Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More informationChapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware
More information(ii) Simplify and implement the following SOP function using NOR gates:
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be
More informationEC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I
EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes
More informationComputer Architecture
Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two
More informationArab Open University. Computer Organization and Architecture - T103
Arab Open University Computer Organization and Architecture - T103 Reference Book: Linda Null, Julia Lobur, The essentials of Computer Organization and Architecture, Jones & Bartlett, Third Edition, 2012.
More informationDigital Logic Design Exercises. Assignment 1
Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system
More informationMICROPROCESSOR MCQs. 1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit d.
1) What does the microprocessor comprise of? a. Register section b. One or more ALU c. Control unit 2) What is stored by a register? a. data b. operands c. memory MICROPROCESSOR MCQs 3) Accumulator based
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationCREATED BY M BILAL & Arslan Ahmad Shaad Visit:
CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor
More informationB.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN
B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationHours / 100 Marks Seat No.
17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,
More informationScheme I. Sample Question Paper
Sample Question Paper Marks : 70 Time:3 Hrs. Q.1) Attempt any FIVE of the following :- 10 Marks (5X2) (a) Draw the symbol and write the truth table of Universal Gates. (b) In a 3 variable K Map if there
More informationCOMP2121: Microprocessors and Interfacing. Introduction to Microprocessors
COMP2121: Microprocessors and Interfacing Introduction to Microprocessors http://www.cse.unsw.edu.au/~cs2121 Lecturer: Hui Wu Session 2, 2017 1 1 Contents Processor architectures Bus Memory hierarchy 2
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital
Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in
More informationInstruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU
Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various
More informationComputer Systems. Binary Representation. Binary Representation. Logical Computation: Boolean Algebra
Binary Representation Computer Systems Information is represented as a sequence of binary digits: Bits What the actual bits represent depends on the context: Seminar 3 Numerical value (integer, floating
More informationReference Sheet for C112 Hardware
Reference Sheet for C112 Hardware 1 Boolean Algebra, Gates and Circuits Autumn 2016 Basic Operators Precedence : (strongest),, + (weakest). AND A B R 0 0 0 0 1 0 1 0 0 1 1 1 OR + A B R 0 0 0 0 1 1 1 0
More informationCOMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)
COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session
More informationComputer Logical Organization Tutorial
Computer Logical Organization Tutorial COMPUTER LOGICAL ORGANIZATION TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Computer Logical Organization Tutorial Computer
More informationLecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017
Lecture Objectives Introduction to Computing Chapter The AVR microcontroller and embedded systems using assembly and c Students should be able to: Convert between base and. Explain the difference between
More informationDIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.
DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development
More informationR10. II B. Tech I Semester, Supplementary Examinations, May
SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31
More informationR a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method
SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT I THE 8085 & 8086 MICROPROCESSORS. PART A (2 Marks)
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT I THE 8085 & 8086 MICROPROCESSORS PART A (2 Marks) 1. Give the significance of SIM and RIM instruction available in 8085. [NOV/DEC 2006] Instruction
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation
More informationUNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable
More informationSunday, April 25, 2010
Sunday, April 25, 2010 BSNL TTA EXAM MICRO PROCESSER BSNL TTA EXAM MICRO PROCESSER 1. A 32-bit processor has (a) 32 registers (b) 32 I/O devices (c) 32 Mb of RAM (d) a 32-bit bus or 32-bit registers 2.
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationLogic design Ibn Al Haitham collage /Computer science Eng. Sameer
DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN
More informationDHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY
DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science
More informationComputer Systems Organization
The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions
More informationChapter 6. Digital Components
1 1. Introduction. 2. Integrated Circuits 3. Decoders: 4. NAND gate Decoder : 5. Decoder Expansion : 6. Encoder 7. Memory Units Random-Access Memory Read Only Memory 8. Types of ROMs Chapter 6 Digital
More informationMicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor
1 2 A microprocessor is a single, very-large-scale-integration (VLSI) chip that contains many digital circuits that perform arithmetic, logic, communication, and control functions. When a microprocessor
More informationUNIT V (PROGRAMMABLE LOGIC DEVICES)
UNIT V (PROGRAMMABLE LOGIC DEVICES) Introduction There are two types of memories that are used in digital systems: Random-access memory(ram): perform both the write and read operations. Read-only memory(rom):
More informationComputer Organization
Objectives 5.1 Chapter 5 Computer Organization Source: Foundations of Computer Science Cengage Learning 5.2 After studying this chapter, students should be able to: List the three subsystems of a computer.
More informationADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS
ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The
More informationThe CPU and Memory. How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram:
The CPU and Memory How does a computer work? How does a computer interact with data? How are instructions performed? Recall schematic diagram: 1 Registers A register is a permanent storage location within
More informationD I G I T A L C I R C U I T S E E
D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 2, 2016
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 2, 2016 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationUNIT:4 MEMORY ORGANIZATION
1 UNIT:4 MEMORY ORGANIZATION TOPICS TO BE COVERED. 4.1 Memory Hierarchy 4.2 Memory Classification 4.3 RAM,ROM,PROM,EPROM 4.4 Main Memory 4.5Auxiliary Memory 4.6 Associative Memory 4.7 Cache Memory 4.8
More informationDIGITAL ELECTRONICS. P41l 3 HOURS
UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER
More informationThis tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.
About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional
More informationDec Hex Bin ORG ; ZERO. Introduction To Computing
Dec Hex Bin 0 0 00000000 ORG ; ZERO Introduction To Computing OBJECTIVES this chapter enables the student to: Convert any number from base 2, base 10, or base 16 to any of the other two bases. Add and
More information3.1 Description of Microprocessor. 3.2 History of Microprocessor
3.0 MAIN CONTENT 3.1 Description of Microprocessor The brain or engine of the PC is the processor (sometimes called microprocessor), or central processing unit (CPU). The CPU performs the system s calculating
More informationMULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR
STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY
More informationEE 3170 Microcontroller Applications
EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline
More informationComputer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University
Computer Architecture: Part V First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Addition and Subtraction Multiplication Algorithm Array Multiplier Peripheral
More informationR07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April
SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions
More informationSTRUCTURE OF DESKTOP COMPUTERS
Page no: 1 UNIT 1 STRUCTURE OF DESKTOP COMPUTERS The desktop computers are the computers which are usually found on a home or office desk. They consist of processing unit, storage unit, visual display
More informationLecture (05) Boolean Algebra and Logic Gates
Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee ١ Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: January 2, 2018 at 11:23 CS429 Slideset 5: 1 Topics of this Slideset
More informationCOPYRIGHTED MATERIAL INDEX
INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input
More informationUnit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Unit 6.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2. Logic Logic and Computer Design Fundamentals Part Implementation
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More informationMemory and Programmable Logic
Memory and Programmable Logic Mano & Ciletti Chapter 7 By Suleyman TOSUN Ankara University Outline RAM Memory decoding Error detection and correction ROM Programmable Logic Array (PLA) Programmable Array
More informationDIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
More informationCode No: 07A3EC03 Set No. 1
Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,
More informationChapter 1: Basics of Microprocessor [08 M]
Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe
More informationModule 5 - CPU Design
Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction
More informationNOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)
NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III) Post Code - 302 Area: Instrumentation COMPUTER PROGRAMMING AND APPLICATION 1. OVERVIEW OF PROGRAMMING: Steps in program development, problem identification,
More informationBasics of Microprocessor
Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured
More informationCS 31: Intro to Systems Digital Logic. Kevin Webb Swarthmore College February 3, 2015
CS 31: Intro to Systems Digital Logic Kevin Webb Swarthmore College February 3, 2015 Reading Quiz Today Hardware basics Machine memory models Digital signals Logic gates Circuits: Borrow some paper if
More informationDIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE
www.lpude.in DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE Copyright 2012 Lovely Professional University All rights reserved
More informationUser. Application program. Interfaces. Operating system. Hardware
Operating Systems Introduction to Operating Systems and Computer Hardware Introduction and Overview The operating system is a set of system software routines that interface between an application program
More informationMemory Study Material
Computer memory refers to the devices that are used to store data or programs on a temporary or permanent basis for use in a computer. Any data or instruction entered into the memory of a computer is considered
More information1 Digital tools. 1.1 Introduction
1 Digital tools 1.1 Introduction In the past few years, enormous advances have been made in the cost, power, and ease of use of microcomputers and associated analog and digital circuits. It is now possible,
More informationNADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni
NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering
More informationPART B UNIT II PART A
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator
More informationRead and Write Cycles
Read and Write Cycles The read cycle is shown. Figure 41.1a. The RAS and CAS signals are activated one after the other to latch the multiplexed row and column addresses respectively applied at the multiplexed
More informationACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)
ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number
More informationQuestion Bank Microprocessor and Microcontroller
QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to
More informationComputer Organization and Programming
Sep 2006 Prof. Antônio Augusto Fröhlich (http://www.lisha.ufsc.br) 8 Computer Organization and Programming Prof. Dr. Antônio Augusto Fröhlich guto@lisha.ufsc.br http://www.lisha.ufsc.br/~guto Sep 2006
More informationComputer Organization and Assembly Language (CS-506)
Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure
More information