Scheduling Data Flows using DRR
|
|
- Imogen Patrick
- 6 years ago
- Views:
Transcription
1 CS/CoE 535 Acceleration of Networking Algorithms in Reconfigurable Hardware Prof. Lockwood : Fall Scheduling Data Flows using DRR Todd Sproull, Sarang Dharmapurikar and Praveen Krishnamurthy CS/CoE 535 Acceleration of Algorithms in Hardware 1 Project Background Context Provide efficient scheduling and fairness to the various data flows Why scheduling problem? Scheduling is done to provide efficient and fair use of the available bandwidth among the various flows Parameterized scheduling can be used to provide priorities to the flows in the system, depending on the need of the system The above ensures QoS in certain conditions (e.g realtime applications) CS/CoE 535 Acceleration of Algorithms in Hardware 2
2 Project Background Cont. Why DRR? Makes scheduling decision based on packet sizes and not on the number of bytes in the Queue Prevents unreasonable sources from starving the good ones More efficient than Round Robin Uses of DRR Low Cost Implementation Scalable Can be used to prioritize a particular or a set of flows to assure certain QoS CS/CoE 535 Acceleration of Algorithms in Hardware 3 Objective Use Deficit Round Robin(DRR) scheduling for providing desired fairness in a multi-flow system Implement a scalable DRR module to handle a large number of flows Efficiently enqueue cells from SAR d Inputs Inputs to the system is a multiplexed sets of cells Cells arrive in-order for each flow Cells are en-queued according to their Virtual Output Queues (VoQ) Improve throughput of a Read and Write operations from the SDRAM Decrease the latency between requests granted for the same flow Develop a NCHARGE like interface to monitor and provide inputs to the system Use control cells to check the current state of the Queues Control Cells to change the Quanta associated with the flows CS/CoE 535 Acceleration of Algorithms in Hardware 4
3 Final Project Block Diagram WRITE PROCESS SDRAM READ PROCESS Pkt FIFO 0 - Control Pkts Packet FIFO 1 WRITE BUFFER SAR Logic PULL CELL BLOCK RAM Packet FIFO (N-1) QUEUE PKT ID LEN Packet Request QUEUE FIFO (N) ID ACK REQ DRR Module CS/CoE 535 Acceleration of Algorithms in Hardware 5 Data Formats Data Inputs Control cell format Check Status Changing DRR Quantum Data Outputs Reassembled AAL5 frames Control cells Opcode Incremented Queue lengths (Status) CS/CoE 535 Acceleration of Algorithms in Hardware 6
4 Major Components Modules SAR Module MultiQueueCellFIFO DRR Module CS/CoE 535 Acceleration of Algorithms in Hardware 7 Final Project Block Diagram WRITE PROCESS SDRAM READ PROCESS Pkt FIFO 0 - Control Pkts Packet FIFO 1 WRITE BUFFER SAR Logic PULL CELL BLOCK RAM Packet FIFO (N-1) QUEUE PKT ID LEN Packet Request QUEUE FIFO (N) ID ACK REQ DRR Module CS/CoE 535 Acceleration of Algorithms in Hardware 8
5 Major Components (Contd..) SAR Module Function Schematic SAR BLOCK Data Interface Inputs : Multiplexed ATM Cells Outputs : Reassembled AAL5 Frames Name of person responsible Sarang Dharmapurikar CS/CoE 535 Acceleration of Algorithms in Hardware 9 Major Components (Contd..) MultiQueueCellFIFO Module Function Schematic - Cells are queued are based on VCs - Cells are dequeued as frames Pkt FIFO 0 - Control Pkts Packet FIFO 1 Data Interface Inputs : ATM Cells Outputs : AAL5 Frames Packet FIFO (N-1) Packet FIFO (N) Name of person responsible Sarang Dharmapurikar CS/CoE 535 Acceleration of Algorithms in Hardware 10
6 Major Components (Contd..) DRR Module Function Schematic REQ Change Quantum CTS ACK DRR Module Data Interface Inputs : PktLen, QueueID, ChangeQuantum, NewQuantum, QuantumID, Ack Outputs : ReadRequest, QueueID, Name of person responsible Praveen Krishnamurthy CS/CoE 535 Acceleration of Algorithms in Hardware 11 Major Components (Contd..) DRR Operation Append Request - Flows are appended to the Active list Check Eligibility - Compare Deficit and PktLen to check ability to send Read Request for each Queue in Active List - If Eligible append the queueid to the ready list and decrement Deficit Send Request Send new request after the last one is serviced (ack) Append Eligible? ReadyList ACK? CS/CoE 535 Acceleration of Algorithms in Hardware 12
7 Status Report VHDL Testing is complete All components tested and verified Post Synthesis testing complete Place and route in hardware needs to completed CS/CoE 535 Acceleration of Algorithms in Hardware 13 Software Java Applet GUI Interface allows for easy management of DRR Queuing Circuit Java Applet displays relevant information about the queue and allows the user to modify flow quantums CS/CoE 535 Acceleration of Algorithms in Hardware 14
8 Software Control Cells are issued by the applet over a TCP Socket to NCHARGE 3 Fields for each Queue Valid Bit Queue ID (Status) Quantum CS/CoE 535 Acceleration of Algorithms in Hardware 15 Results What does it really do? Improves throughput Provides weighted fairness How fast does it go? 40 MHz How did you test it? Post Synthesis Testing CS/CoE 535 Acceleration of Algorithms in Hardware 16
9 Throughput Results Improved Throughput = 1.41 GBps CS/CoE 535 Acceleration of Algorithms in Hardware 17 Throughput Results Worst case throughput = 0.9 Gbps CS/CoE 535 Acceleration of Algorithms in Hardware 18
10 DRR Performance Case 1: Equal Bandwidth Share CS/CoE 535 Acceleration of Algorithms in Hardware 19 DRR Performance Case 2: Prioritized Flows (VCI 1 = 4x,VCI 2 =3x, VCI 3 = 1x) CS/CoE 535 Acceleration of Algorithms in Hardware 20
11 DRR Performance Case 3: Setting Priorities at Runtime (VCI 1 = 5x,VCI 2 =4x, VCI 3 = 1x) Change Qauntas CS/CoE 535 Acceleration of Algorithms in Hardware 21 References Relevant References M. Shreedhar and G. Varghese, "Efficient fair queuing using deficit round robin," Proc. of ACM SIGCOMM '95, Aug What reusable components did you use? SDRAM controller Block RAM FIFO (Xilinx CoreGen) What new components did you implement? DRR Module Enhanced Multi Queue FIFO SAR Module GUI Control Interface CS/CoE 535 Acceleration of Algorithms in Hardware 22
MUD: Send me your top 1 3 questions on this lecture
Administrivia Review 1 due tomorrow Email your reviews to me Office hours on Thursdays 10 12 MUD: Send me your top 1 3 questions on this lecture Guest lectures next week by Prof. Richard Martin Class slides
More informationUsers Guide: Fast IP Lookup (FIPL) in the FPX
Users Guide: Fast IP Lookup (FIPL) in the FPX Gigabit Kits Workshop /22 FIPL System Design Each FIPL Engine performs a longest matching prefix lookup on a single 32-bit IPv4 destination address FIPL Engine
More informationNetwork Model for Delay-Sensitive Traffic
Traffic Scheduling Network Model for Delay-Sensitive Traffic Source Switch Switch Destination Flow Shaper Policer (optional) Scheduler + optional shaper Policer (optional) Scheduler + optional shaper cfla.
More informationService-to-Service Mapping of Differentiated Services to the ABR Service of ATM in Edge/Core Networks
Service-to-Service Mapping of Differentiated Services to the ABR Service of ATM in Edge/Core Networks Deepak Sreenivasamurthy Masters Thesis M.S. Computer Engineering University of Kansas October 22, 1999
More informationCell Switching (ATM) Commonly transmitted over SONET other physical layers possible. Variable vs Fixed-Length Packets
Cell Switching (ATM) Connection-oriented packet-switched network Used in both WAN and LAN settings Signaling (connection setup) Protocol: Q2931 Specified by ATM forum Packets are called cells 5-byte header
More informationWhite Paper Enabling Quality of Service With Customizable Traffic Managers
White Paper Enabling Quality of Service With Customizable Traffic s Introduction Communications networks are changing dramatically as lines blur between traditional telecom, wireless, and cable networks.
More informationGeneric Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture
Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,
More informationConfiguring Modular Quality of Service Congestion Management on Cisco IOS XR Software
Configuring Modular Quality of Service Congestion Management on Cisco IOS XR Software Congestion management controls congestion after it has occurred on a network. Congestion can be managed on Cisco IOS
More informationPacket Switching. Hongwei Zhang Nature seems to reach her ends by long circuitous routes.
Problem: not all networks are directly connected Limitations of directly connected networks: limit on the number of hosts supportable limit on the geographic span of the network Packet Switching Hongwei
More informationTitan: Fair Packet Scheduling for Commodity Multiqueue NICs. Brent Stephens, Arjun Singhvi, Aditya Akella, and Mike Swift July 13 th, 2017
Titan: Fair Packet Scheduling for Commodity Multiqueue NICs Brent Stephens, Arjun Singhvi, Aditya Akella, and Mike Swift July 13 th, 2017 Ethernet line-rates are increasing! 2 Servers need: To drive increasing
More informationFPX Architecture for a Dynamically Extensible Router
FPX Architecture for a Dynamically Extensible Router Alex Chandra, Yuhua Chen, John Lockwood, Sarang Dharmapurikar, Wenjing Tang, David Taylor, Jon Turner http://www.arl.wustl.edu/arl Dynamically Extensible
More informationChapter 6 Queuing Disciplines. Networking CS 3470, Section 1
Chapter 6 Queuing Disciplines Networking CS 3470, Section 1 Flow control vs Congestion control Flow control involves preventing senders from overrunning the capacity of the receivers Congestion control
More informationLS Example 5 3 C 5 A 1 D
Lecture 10 LS Example 5 2 B 3 C 5 1 A 1 D 2 3 1 1 E 2 F G Itrn M B Path C Path D Path E Path F Path G Path 1 {A} 2 A-B 5 A-C 1 A-D Inf. Inf. 1 A-G 2 {A,D} 2 A-B 4 A-D-C 1 A-D 2 A-D-E Inf. 1 A-G 3 {A,D,G}
More informationEECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture
EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,
More informationRouter Architectures
Router Architectures Venkat Padmanabhan Microsoft Research 13 April 2001 Venkat Padmanabhan 1 Outline Router architecture overview 50 Gbps multi-gigabit router (Partridge et al.) Technology trends Venkat
More informationHardware Laboratory Configuration
Field-programmable Port Extender () January 2002 Workshop Hardware Laboratory Configuration John Lockwood, Lockwood@arl.wustl.edu Assistant Professor Washington University Department of Computer Science
More informationQuality of Service (QoS) Computer network and QoS ATM. QoS parameters. QoS ATM QoS implementations Integrated Services Differentiated Services
1 Computer network and QoS QoS ATM QoS implementations Integrated Services Differentiated Services Quality of Service (QoS) The data transfer requirements are defined with different QoS parameters + e.g.,
More informationMQC Hierarchical Queuing with 3 Level Scheduler
MQC Hierarchical Queuing with 3 Level Scheduler The MQC Hierarchical Queuing with 3 Level Scheduler feature provides a flexible packet scheduling and queuing system in which you can specify how excess
More informationCisco Series Internet Router Architecture: Packet Switching
Cisco 12000 Series Internet Router Architecture: Packet Switching Document ID: 47320 Contents Introduction Prerequisites Requirements Components Used Conventions Background Information Packet Switching:
More informationScheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router
Scheduling algorithms Scheduling Andrea Bianco Telecommunication Network Group firstname.lastname@polito.it http://www.telematica.polito.it/ Scheduling: choose a packet to transmit over a link among all
More informationImplementation of Start-Time Fair Queuing Algorithm in OPNET
Implementation of Start-Time Fair Queuing Algorithm in OPNET CMPT885/ENSC835 Final Project by Daryn Mitchell daryn@cs.sfu.ca Jack Man Shun Yeung yeung@cs.sfu.ca April 4, 2002. Road map Background and Introduction
More informationUnderstanding Packet Counters in show policy map interface Output
Understanding Packet Counters in show policy map interface Output Document ID: 10107 Contents Introduction Prerequisites Requirements Components Used Conventions What Is Congestion? What Is the Difference
More informationRouting, Routers, Switching Fabrics
Routing, Routers, Switching Fabrics Outline Link state routing Link weights Router Design / Switching Fabrics CS 640 1 Link State Routing Summary One of the oldest algorithm for routing Finds SP by developing
More informationA Modified DRR-Based Non-real-time Service Scheduling Scheme in Wireless Metropolitan Networks
A Modified DRR-Based Non-real-time Service Scheduling Scheme in Wireless Metropolitan Networks Han-Sheng Chuang 1, Liang-Teh Lee 1 and Chen-Feng Wu 2 1 Department of Computer Science and Engineering, Tatung
More informationThe Network Layer and Routers
The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in
More informationIn-Band Flow Establishment for End-to-End QoS in RDRN. Saravanan Radhakrishnan
In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan Organization Introduction Motivation QoS architecture Flow Establishment Protocol QoS Layer Experiments and Results Conclusion
More informationTowards a Software Defined Data Plane for Datacenters
Towards a Software Defined Data Plane for Datacenters Arvind Krishnamurthy Joint work with: Antoine Kaufmann, Ming Liu, Naveen Sharma Tom Anderson, Kishore Atreya, Changhoon Kim, Jacob Nelson, Simon Peter
More information: GFR -- Providing Rate Guarantees with FIFO Buffers to TCP Traffic
97-0831: GFR -- Providing Rate Guarantees with FIFO Buffers to TCP Traffic Rohit Goyal,, Sonia Fahmy, Bobby Vandalore, Shivkumar Kalyanaraman Sastri Kota, Lockheed Martin Telecommunications Pradeep Samudra,
More informationNetwork Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
More information048866: Packet Switch Architectures
048866: Packet Switch Architectures Output-Queued Switches Deterministic Queueing Analysis Fairness and Delay Guarantees Dr. Isaac Keslassy Electrical Engineering, Technion isaac@ee.technion.ac.il http://comnet.technion.ac.il/~isaac/
More informationQuality of Service (QoS)
Quality of Service (QoS) The Internet was originally designed for best-effort service without guarantee of predictable performance. Best-effort service is often sufficient for a traffic that is not sensitive
More informationImproving QOS in IP Networks. Principles for QOS Guarantees
Improving QOS in IP Networks Thus far: making the best of best effort Future: next generation Internet with QoS guarantees RSVP: signaling for resource reservations Differentiated Services: differential
More informationAn Evaluation of Deficit Round Robin Fair Queuing Applied in Router Congestion Control
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 18, 333-339 (2002) Short aper An Evaluation of Deficit Round Robin Fair ueuing Applied in Router Congestion Control Department of Electrical Engineering National
More informationCore-Stateless Fair Queueing: Achieving Approximately Fair Bandwidth Allocations in High Speed Networks. Congestion Control in Today s Internet
Core-Stateless Fair Queueing: Achieving Approximately Fair Bandwidth Allocations in High Speed Networks Ion Stoica CMU Scott Shenker Xerox PARC Hui Zhang CMU Congestion Control in Today s Internet Rely
More informationDesign of a Weighted Fair Queueing Cell Scheduler for ATM Networks
Design of a Weighted Fair Queueing Cell Scheduler for ATM Networks Yuhua Chen Jonathan S. Turner Department of Electrical Engineering Department of Computer Science Washington University Washington University
More informationDESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC
DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC 1 Pawar Ruchira Pradeep M. E, E&TC Signal Processing, Dr. D Y Patil School of engineering, Ambi, Pune Email: 1 ruchira4391@gmail.com
More informationResource Guide Implementing QoS for WX/WXC Application Acceleration Platforms
Resource Guide Implementing QoS for WX/WXC Application Acceleration Platforms Juniper Networks, Inc. 1194 North Mathilda Avenue Sunnyvale, CA 94089 USA 408 745 2000 or 888 JUNIPER www.juniper.net Table
More informationSwitching / Forwarding
Switching / Forwarding A switch is a device that allows interconnection of links to form larger networks Multi-input, multi-output device Packet switch transfers packets from an input to one or more outputs
More informationPriority-aware Scheduling for Packet Switched Optical Networks in Datacenter
Priority-aware Scheduling for Packet Switched Optical Networks in Datacenter Speaker: Lin Wang Research Advisor: Biswanath Mukherjee PSON architecture Switch architectures and centralized controller Scheduling
More informationTCP Programmer for FPXs
TCP Programmer for s Harvey Ku John W. Lockwood David V. Schuehler Department of Computer Science Applied Research Lab Washington University 1 Brookings Drive, Box 1045 Saint Louis, MO 63130 WUCS-2002-29
More informationTCP-Splitter: Design, Implementation and Operation
Washington University in St. Louis Washington University Open Scholarship All Computer Science and Engineering Research Computer Science and Engineering Report Number: WUCSE-2003-14 2003-03-18 TCP-Splitter:
More informationHWP2 Application level query routing HWP1 Each peer knows about every other beacon B1 B3
HWP2 Application level query routing HWP1 Each peer knows about every other beacon B2 B1 B3 B4 B5 B6 11-Feb-02 Computer Networks 1 HWP2 Query routing searchget(searchkey, hopcount) Rget(host, port, key)
More information6.033 Spring Lecture #12. In-network resource management Queue management schemes Traffic differentiation spring 2018 Katrina LaCurts
6.033 Spring 2018 Lecture #12 In-network resource management Queue management schemes Traffic differentiation 1 Internet of Problems How do we route (and address) scalably, while dealing with issues of
More informationCS 356: Computer Network Architectures Lecture 19: Congestion Avoidance Chap. 6.4 and related papers. Xiaowei Yang
CS 356: Computer Network Architectures Lecture 19: Congestion Avoidance Chap. 6.4 and related papers Xiaowei Yang xwy@cs.duke.edu Overview More on TCP congestion control Theory Macroscopic behavior TCP
More informationCell Format. Housekeeping. Segmentation and Reassembly AAL 3/4
Housekeeping 1 st Project Handout ue Friday Oct 5 Quiz: Friday Sept 21 Material covered so far 1 st Test October 12 Cell Format User-Network Interface (UNI) 4 8 16 3 1 GFC VPI VCI Type CLP 8 HEC (CRC-8)
More informationLinux Traffic Control
Linux Traffic Control Author: Ivan Delchev Course: Networks and Distributed Systems Seminar Instructor: Prof. Juergen Schoenwaelder International University Bremen, Spring 2006 Processing of Network Data
More informationMulti-class Applications for Parallel Usage of a Guaranteed Rate and a Scavenger Service
Department of Computer Science 1/18 Multi-class Applications for Parallel Usage of a Guaranteed Rate and a Scavenger Service Markus Fidler fidler@informatik.rwth-aachen.de Volker Sander sander@fz.juelich.de
More informationCrossbow A Toolkit for Integrated Services over Cell Switched IPv6
Crossbow A Toolkit for Integrated Services over Cell Switched IPv6 Dan Decasper 1, Marcel Waldvogel 1, Zubin Dittia 2, Hari Adiseshu 2 Guru Parulkar 2, Bernhard Plattner 1 [dan mwa plattner]@tik.ee.ethz.ch
More informationA Deficit Round Robin with Fragmentation Scheduler for Mobile WiMAX
A Deficit Round Robin with Fragmentation Scheduler for Mobile WiMAX Chakchai So-In, Raj Jain and Abdel-Karim Al Tammi Washington University in Saint Louis Saint Louis, MO 63130 jain@cse.wustl.edu Presentation
More informationDesign Issues in Traffic Management for the ATM UBR+ Service for TCP over Satellite Networks: Report II
Design Issues in Traffic Management for the ATM UBR+ Service for TCP over Satellite Networks: Report II Columbus, OH 43210 Jain@CIS.Ohio-State.Edu http://www.cis.ohio-state.edu/~jain/ 1 Overview! Statement
More informationCSC 4900 Computer Networks: Network Layer
CSC 4900 Computer Networks: Network Layer Professor Henry Carter Fall 2017 Villanova University Department of Computing Sciences Review What is AIMD? When do we use it? What is the steady state profile
More informationQueuing Mechanisms. Overview. Objectives
Queuing Mechanisms Overview Objectives This module describes the queuing mechanisms that can be used on output interfaces. It includes the following topics: Queuing Overview FIFO Queuing Priority Queuing
More informationWUCS-TM-02-?? September 23, 2005
Field-programmable Port extender (FPX) Support for the Network Services Platform (NSP) Version 1.0 Alex Chandra, Yuhua Chen, John DeHart, Sarang Dharmapurikar, Fred Kuhns, John W. Lockwood, Wen-Jing Tang,
More informationWhat Bytes Are Counted by IP to ATM CoS Queueing?
What Bytes Are Counted by IP to ATM CoS Queueing? Document ID: 10420 Contents Introduction Prerequisites Requirements Components Used Conventions Determine the Value for the Bandwidth Statement in a QoS
More informationAdvanced Lab in Computer Communications Meeting 6 QoS. Instructor: Tom Mahler
Advanced Lab in Computer Communications Meeting 6 QoS Instructor: Tom Mahler Motivation Internet provides only single class of best-effort service. Some applications can be elastic. Tolerate delays and
More informationCongestion. Can t sustain input rate > output rate Issues: - Avoid congestion - Control congestion - Prioritize who gets limited resources
Congestion Source 1 Source 2 10-Mbps Ethernet 100-Mbps FDDI Router 1.5-Mbps T1 link Destination Can t sustain input rate > output rate Issues: - Avoid congestion - Control congestion - Prioritize who gets
More informationLecture 16: Network Layer Overview, Internet Protocol
Lecture 16: Network Layer Overview, Internet Protocol COMP 332, Spring 2018 Victoria Manfredi Acknowledgements: materials adapted from Computer Networking: A Top Down Approach 7 th edition: 1996-2016,
More informationQueuing. Congestion Control and Resource Allocation. Resource Allocation Evaluation Criteria. Resource allocation Drop disciplines Queuing disciplines
Resource allocation Drop disciplines Queuing disciplines Queuing 1 Congestion Control and Resource Allocation Handle congestion if and when it happens TCP Congestion Control Allocate resources to avoid
More informationBandwidth-Adaptive Scheduling for Quality of Service Enhancement of Real-Time Multimedia Applications in Network Processor Based Router
Journal of Computer Science 5 (12): 1068-1074, 2009 ISSN 1549-3636 2009 Science Publications Bandwidth-Adaptive Scheduling for Quality of Service Enhancement of Real-Time Multimedia Applications in Network
More informationLecture 22 Overview. Last Lecture. This Lecture. Next Lecture. Internet Applications. ADSL, ATM Source: chapter 14
Last Lecture Lecture 22 Overview Internet Applications This Lecture ADSL, ATM Source: chapter 14 Next Lecture Wireless Networking Source: chapter 15 COSC244 & TELE202 Lecture 22 - ADSL, ATM 1 Modem Enable
More informationModule 10 Frame Relay and ATM
Module 10 Frame Relay and ATM Lesson 35 ATM: Virtual Path, Virtual Channel. ATM Adaptation Layer (AAL) 10.3.1 VIRTUAL PATH AND VIRTUAL CHANNEL Connection between two endpoints is accomplished through virtual
More informationDesign and Evaluation of a Parallel-Polled Virtual Output Queued Switch *
Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * K. J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, FL 3360 Abstract - Input-buffered
More informationFragmenting and Interleaving Real-Time and Nonreal-Time Packets
CHAPTER 16 Fragmenting and Interleaving Real-Time and Nonreal-Time Packets Integrating delay-sensitive real-time traffic with nonreal-time data packets on low-speed links can cause the real-time packets
More informationIMPLEMENTATION OF CONGESTION CONTROL MECHANISMS USING OPNET
Nazy Alborz IMPLEMENTATION OF CONGESTION CONTROL MECHANISMS USING OPNET TM Communication Networks Laboratory School of Engineering Science Simon Fraser University Road map Introduction to congestion control
More informationChapter 3 Packet Switching
Chapter 3 Packet Switching Self-learning bridges: Bridge maintains a forwarding table with each entry contains the destination MAC address and the output port, together with a TTL for this entry Destination
More informationBROADBAND AND HIGH SPEED NETWORKS
BROADBAND AND HIGH SPEED NETWORKS ATM SWITCHING ATM is a connection-oriented transport concept An end-to-end connection (virtual channel) established prior to transfer of cells Signaling used for connection
More informationUnderstanding Queuing and Scheduling QoS on Catalyst 4000 Supervisor III and IV
Understanding Queuing and Scheduling QoS on Catalyst 4000 Supervisor III and IV Document ID: 21389 Contents Introduction Before You Begin Conventions Prerequisites Components Used Queuing Strict Priority
More informationDynamic Scheduling Algorithm for input-queued crossbar switches
Dynamic Scheduling Algorithm for input-queued crossbar switches Mihir V. Shah, Mehul C. Patel, Dinesh J. Sharma, Ajay I. Trivedi Abstract Crossbars are main components of communication switches used to
More informationNetwork management and QoS provisioning - revise. When someone have to share the same resources is possible to consider two particular problems:
Revise notes Multiplexing & Multiple Access When someone have to share the same resources is possible to consider two particular problems:. multiplexing;. multiple access. The first one is a centralized
More informationLecture 14: M/G/1 Queueing System with Priority
Lecture 14: M/G/1 Queueing System with Priority Dr. Mohammed Hawa Electrical Engineering Department University of Jordan EE723: Telephony. Priority Queueing Systems Until the moment, we assumed identical
More informationA Preferred Service Architecture for Payload Data Flows. Ray Gilstrap, Thom Stone, Ken Freeman
A Preferred Service Architecture for Payload Data Flows Ray Gilstrap, Thom Stone, Ken Freeman NASA Research and Engineering Network NASA Advanced Supercomputing Division NASA Ames Research Center Outline
More informationModular Quality of Service Overview on Cisco IOS XR Software
Modular Quality of Service Overview on Cisco IOS XR Software Quality of Service (QoS) is the technique of prioritizing traffic flows and providing preferential forwarding for higher-priority packets. The
More informationQuality of Service Principles
Quality of Service Principles Introduction to Quality of Service From: Engineering the Internet QoS Sanjay Jha, Mahbub Hassan University of New South Wales (Sydney) (with permission of the authors) UPC/DAC
More informationComparing the bandwidth and priority Commands of a QoS Service Policy
Comparing the and priority s of a QoS Service Policy Contents Introduction Prerequisites Requirements Components Used Conventions Summary of Differences Configuring the Configuring the priority Which Traffic
More informationBuffer Sizing in a Combined Input Output Queued (CIOQ) Switch
Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.
More informationPerformance Evaluation of Myrinet-based Network Router
Performance Evaluation of Myrinet-based Network Router Information and Communications University 2001. 1. 16 Chansu Yu, Younghee Lee, Ben Lee Contents Suez : Cluster-based Router Suez Implementation Implementation
More informationDQDB. Distributed Queue Dual Bus (DQDB) DQDB is a MAN. Unlike FDDI, DQDB is an IEEE standard: 802.6
DQDB Distributed Queue Dual Bus (DQDB) DQDB is a MAN. Unlike FDDI, DQDB is an IEEE standard: 802.6 1 Topology: Dual Bus DQDB (cont d) Head End Host Host Host Host Head End 2 DQDB Frame Format 53-byte frame
More informationCSC 401 Data and Computer Communications Networks
CSC 401 Data and Computer Communications Networks Network Layer Overview, Router Design, IP Sec 4.1. 4.2 and 4.3 Prof. Lina Battestilli Fall 2017 Chapter 4: Network Layer, Data Plane chapter goals: understand
More informationUsing Multilink PPP over Frame Relay
Multilink PPP is a method used to reduce latency and jitter for real-time traffic. This module contains conceptual information and configuration tasks for using Multilink PPP over Frame Relay. Finding
More informationCS455: Introduction to Distributed Systems [Spring 2018] Dept. Of Computer Science, Colorado State University
CS 455: INTRODUCTION TO DISTRIBUTED SYSTEMS [NETWORKING] Shrideep Pallickara Computer Science Colorado State University Frequently asked questions from the previous class survey Why not spawn processes
More informationTutorial 9 : TCP and congestion control part I
Lund University ETSN01 Advanced Telecommunication Tutorial 9 : TCP and congestion control part I Author: Antonio Franco Course Teacher: Emma Fitzgerald January 27, 2015 Contents I Before you start 3 II
More informationPacket Scheduling for Link-Sharing and Quality of Service Support in Wireless Local Area Networks
Washington University in St. Louis Washington University Open Scholarship All Computer Science and Engineering Research Computer Science and Engineering Report Number: WUCS-01-35 2001-11-13 Packet Scheduling
More informationQuality of Service Commands policy-map. This command has no default behavior or values.
Quality of Service Commands policy-map policy-map To create or modify a policy map that can be attached to one or more interfaces to specify a service policy, use the policy-map global configuration command.
More informationMULTI-PLANE MULTI-STAGE BUFFERED SWITCH
CHAPTER 13 MULTI-PLANE MULTI-STAGE BUFFERED SWITCH To keep pace with Internet traffic growth, researchers have been continually exploring new switch architectures with new electronic and optical device
More informationProtocol Processing on the FPX
Field-programmable Port Extender (FPX) January 2002 Workshop Protocol Processing on the FPX John Lockwood, Lockwood@arl.wustl.edu Assistant Professor Washington University Department of Computer Science
More informationWhat Is Congestion? Computer Networks. Ideal Network Utilization. Interaction of Queues
168 430 Computer Networks Chapter 13 Congestion in Data Networks What Is Congestion? Congestion occurs when the number of packets being transmitted through the network approaches the packet handling capacity
More informationBasics (cont.) Characteristics of data communication technologies OSI-Model
48 Basics (cont.) Characteristics of data communication technologies OSI-Model Topologies Packet switching / Circuit switching Medium Access Control (MAC) mechanisms Coding Quality of Service (QoS) 49
More informationChapter 4 Network Layer: The Data Plane
Chapter 4 Network Layer: The Data Plane A note on the use of these Powerpoint slides: We re making these slides freely available to all (faculty, students, readers). They re in PowerPoint form so you see
More informationPacket Scheduling for Link-Sharing and Quality of Service Support in Wireless Local Area Networks
Packet Scheduling for Link-Sharing and Quality of Service Support in Wireless Local Area Networks Lars Wischhof John W. Lockwood WUCS-01-35 November 13, 2001 Department of Computer Science Applied Research
More informationThe RM9150 and the Fast Device Bus High Speed Interconnect
The RM9150 and the Fast Device High Speed Interconnect John R. Kinsel Principal Engineer www.pmc -sierra.com 1 August 2004 Agenda CPU-based SOC Design Challenges Fast Device (FDB) Overview Generic Device
More informationReal-Time Protocol (RTP)
Real-Time Protocol (RTP) Provides standard packet format for real-time application Typically runs over UDP Specifies header fields below Payload Type: 7 bits, providing 128 possible different types of
More informationSIMULATION FRAMEWORK MODELING
CHAPTER 5 SIMULATION FRAMEWORK MODELING 5.1 INTRODUCTION This chapter starts with the design and development of the universal mobile communication system network and implementation of the TCP congestion
More informationCommunication using Multiple Wireless Interfaces
Communication using Multiple Interfaces Kameswari Chebrolu and Ramesh Rao Department of ECE University of California, San Diego Abstract With the emergence of different wireless technologies, a mobile
More informationDifferentiated Service Queuing Disciplines in NS-3
Differentiated Service Queuing Disciplines in NS-3 Robert Chang, Mahdi Rahimi, and Vahab Pournaghshband Advanced Network and Security Research Laboratory California State University, Northridge Northridge,
More informationA Deficit Round Robin with Fragmentation Scheduler for IEEE e Mobile WiMAX 1,2
1 A Deficit Round Robin with Fragmentation Scheduler for IEEE 802.16e Mobile WiMAX 1,2 Chakchai So-In, Student Member, IEEE, Raj Jain, Fellow, IEEE, Abdel-Karim Tamimi, Member, IEEE Deficit Round Robin
More informationIntegration of CIF with ATM
Integration of CIF with D. Meziat, A. García, G. López Departamento de Automática Universidad of Alcalá Escuela Politécnica 28871 Alcalá de Henares, Spain Phone: +34 91 8856627 Fax: +34 91 8856641 {jmarco,
More informationATM Traffic Control Based on Cell Loss Priority and Performance Analysis
ENSC 833-3 : NETWORK PROTOCOLS AND PERFORMANCE FINAL PROJECT PRESENTATION Spring 2001 ATM Traffic Control Based on Cell Loss Priority and Performance Analysis Shim, Heung-Sub Shim_hs@hanmail.net Contents
More informationQoS: Hierarchical Queueing Framework Configuration Guide, Cisco IOS Release 15M&T
QoS: Hierarchical Queueing Framework Configuration Guide, Cisco IOS Release 15M&T First Published: January 28, 2013 Last Modified: January 28, 2013 Americas Headquarters Cisco Systems, Inc. 170 West Tasman
More informationQoS Architecture and Its Implementation. Sueng- Yong Park, Ph.D. Yonsei University
Architecture and Its Implementation Sueng- Yong Park, Ph.D. Yonsei University 2007.11.07 1 Scheduler Deficit Round Robin (DRR) Implementation of DRR Calculation of BW 2 Deficit Round Robin Each queue,
More informationSimulation of a Scheduling Algorithm Based on LFVC (Leap Forward Virtual Clock) Algorithm
Simulation of a Scheduling Algorithm Based on LFVC (Leap Forward Virtual Clock) Algorithm CHAN-SOO YOON*, YOUNG-CHOONG PARK*, KWANG-MO JUNG*, WE-DUKE CHO** *Ubiquitous Computing Research Center, ** Electronic
More information