Application debugging USB Bus utilization graph

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Application debugging USB Bus utilization graph"

Transcription

1 Enabling Global Connectivity Computer Access Technology Corporation Tel: (408) , Fax: (408) Application debugging USB Bus utilization graph Application Note Introduction The bus utilization graph found in the range of CATC USB Analyser applications provides a valuable time-scaled view in addition to the chronological packet and logical transfer views of the primary display window. Some modes of operation of the USB bus and some bus problems can be more readily observed using the bus utilization view. This application note looks at some of the strategies that can be employed using the bus utilization view as a debugging tool. CATC 1 of 8 05/04

2 Performance Analysis Analysing a recording where throughput is important, will initially start using the timing calculator and may yield a performance figure lower than expected. The first complication when analysing the performance of a transfer is that you may choose to use the performance calculator transfer-to-transfer In this case it shows a full-speed bandwidth of 4.8Mb/s which is considerably lower than the theoretical 12Mb/s. Looking at the bus utilization graph shows that we have included a period of bus idle time since we have asked for the calculation to be made from the start of one transfer to the start of the next. The second transfers initiation is dependant upon the bus scheduling and the application processing time and therefore to measure the throughput of a specific transfer, the calculation should be made from the first to the last packet of the transfer only. CATC 2 of 8 02/04

3 Making the last packet of the transfer repeating the calculation, yields a figure closer to the 12Mb/s expected, but is still not reaching the expected throughput. CATC 3 of 8 02/04

4 Doing the same calculation on a single transaction yields a figure at the theoretical throughput. Although, this is more realistic if the inter-transaction gap is included in the case where the host may only be able to schedule one transfer per frame, which gives an average throughput of 10Mb/s. Thus, we see that the transaction is running 2Mb/s less than we would expect. There can be a number of reasons for this and these can be seen readily using the bus utilization view. In this view, we can see that the transfer has a couple of time periods when no activity was performed on the bus. We would expect the host to use every opportunity to transfer the data; therefore periods with 10ms of no activity when most frames exceed 90% utilization CATC 4 of 8 02/04

5 suggest the host has a problem. The exact nature of the problem could be that a buffer has been emptied and the delay is the wait for more data to be fetched, it could be the host USB stack scheduling has a problem (more likely in this case since the periods are not symmetric). The localisation of the problem is much easier to see in the Bus view since the lack of information is the problem, whereas the main view shows when there IS information. CATC 5 of 8 02/04

6 Customising Graphs You can customise graphs to display the information in a number of ways. You may either right click an existing graph and select properties to change the style of the graph. Or you can select the new graph option from the graph pull-down. Changing properties allows you to control color and style of the graph. It also allows you to filter parts of the bus traffic allowing you to focus on the traffic of interest to you. A technique, which may be employed to examine the operation of the host scheduling system, is to split the graphs out by address and/or endpoint. The first example here shows an expansion of the Bus usage by device. CATC 6 of 8 02/04

7 The top graph shows all devices individually color-coded on one graph. Each of the graphs below is a user-defined graph, based on a specific device address. This can give a clear indication of the times when the host schedules communication with each device. Another examination of host scheduling can be seen in this bus utilization graph: In this case the host schedules only one transfer per frame to any device (the short blue lines are the SOF packet the color coding is the same as the main display). This may indicate a low-powered host implementation or it could be the root of a design in-efficiency. A similar trace based on a different host implementation yields a bus utilization graph below. Here, we see multiple transfers to devices within the frame. CATC 7 of 8 02/04

8 There are 3 starts of frames shown. In the first frame, there is a single transfer to endpoint #1, the second and third frame display multiple bulk transfers to endpoint#2 (although we also note that there is some delay after the SOF before the first transfer) By using the multiple-graph approach the combined graph can be used as a reference for all traffic while the focused graphs allow inspection of detail (and use of a separate scale) for a specific address or endpoint. Summary The bus utilization view is a valuable addition to the Chronological packet view and the Logical Transfer view. The bus utilization graph allows inspection of time related issues in an intuitive analog interface, which compliments the digital precision of the packet display. CATC 8 of 8 02/04

Sierra SAS/SATA 6G Protocol Test Systems. Complete Protocol Test in a Single Package!

Sierra SAS/SATA 6G Protocol Test Systems. Complete Protocol Test in a Single Package! Sierra SAS/SATA 6G Protocol Test Systems Complete Protocol Test in a Single Package! CAPTURE, DISPLAY AND ANALYSIS OF BOTH SAS AND SATA Key Features SAS & SATA at Data Rates to 6G Fully Integrated, Multifunctional

More information

Microprocessors LCD Parallel Port USB Port

Microprocessors LCD Parallel Port USB Port Microprocessors LCD Parallel Port USB Port H. Abdoli Bu-Ali Sina University 1 New LCDs Interfacing Lower prices Display numbers, characters, graphics Integrated refreshing controller Ease of programming

More information

Data Sheet. Packet-Master USB12 Bus Analyser

Data Sheet. Packet-Master USB12 Bus Analyser Packet-Master USB12 Bus Analyser The Packet-Master USB12 is a Hardware USB Bus Analyser, intended for development of Low and Full Speed USB devices and hubs etc. It comes complete with our Windows application

More information

More on IO: The Universal Serial Bus (USB)

More on IO: The Universal Serial Bus (USB) ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up

More information

Network Simulator Project Guidelines Introduction

Network Simulator Project Guidelines Introduction Network Simulator Project Guidelines Introduction Project TAs: Ruijia Sun (rsun@caltech.edu), Zilong Chen (zcchen@caltech.edu) During the CS143 course, you will learn about the mechanics of communication

More information

UNIVERSAL SERIAL BUS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION

UNIVERSAL SERIAL BUS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION UNIVERSAL SERIAL BUS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION USBTracer/Trainer TM System USBMobileTM HS Analyzer USB AdvisorTM Analyzer USB ChiefTM Analyzer LeCroy, a worldwide leader in serial

More information

PCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION. PETracer Gen2 Summit Analyzer PETracer ML Analyzer PETrainer ML Exerciser

PCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION. PETracer Gen2 Summit Analyzer PETracer ML Analyzer PETrainer ML Exerciser PCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION PETracer Gen2 Summit Analyzer PETracer EML Analyzer PETrainer EML Exerciser PETracer ML Analyzer PETrainer ML Exerciser LeCroy, a worldwide leader

More information

Report on Cache-Oblivious Priority Queue and Graph Algorithm Applications[1]

Report on Cache-Oblivious Priority Queue and Graph Algorithm Applications[1] Report on Cache-Oblivious Priority Queue and Graph Algorithm Applications[1] Marc André Tanner May 30, 2014 Abstract This report contains two main sections: In section 1 the cache-oblivious computational

More information

Arduino Uno R3 INTRODUCTION

Arduino Uno R3 INTRODUCTION Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running

More information

A closer look at network structure:

A closer look at network structure: T1: Introduction 1.1 What is computer network? Examples of computer network The Internet Network structure: edge and core 1.2 Why computer networks 1.3 The way networks work 1.4 Performance metrics: Delay,

More information

USB 2.0 High-Speed Peripheral Compliance Test Report

USB 2.0 High-Speed Peripheral Compliance Test Report USB 2.0 High-Speed Peripheral Compliance Test Report Company Name Suprema Inc. Model Name RealScan-G10 Model Number RS-G10 Product Revision V01A Test Date 9.16.2011 Test Result PASS 267-2, Seohyeon-dong,

More information

Read section 8 of this document for detailed instructions on how to use this interface spec with LibUSB For OSX

Read section 8 of this document for detailed instructions on how to use this interface spec with LibUSB For OSX CP2130 INTERFACE SPECIFICATION 1. Introduction The Silicon Labs CP2130 USB-to-SPI bridge is a device that communicates over the Universal Serial Bus (USB) using vendor-specific control and bulk transfers

More information

Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai

Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Routers.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which

More information

USB 2.0 Hi-speed Peripheral Compliance Test Report

USB 2.0 Hi-speed Peripheral Compliance Test Report USB 2.0 Hi-speed Peripheral Compliance Test Report USB-IF Compliance Program Company Name SUPREMA INC. Model Name BioMini Plus (SFR500) Model Number SFR500 Product Revision V02A Test Date March 6, 2012

More information

Sierra SAS/SATA 6G/12G Protocol Test Systems. Complete Protocol Test in a Single Package!

Sierra SAS/SATA 6G/12G Protocol Test Systems. Complete Protocol Test in a Single Package! Sierra SAS/SATA 6G/12G Protocol Test Systems Complete Protocol Test in a Single Package! CAPTURE, DISPLAY AND ANALYSIS OF BOTH SAS AND SATA Key Features SAS & SATA Analysis at Data Rates to 12G Fully-integrated,

More information

Computer Organization

Computer Organization Chapter 5 Computer Organization Figure 5-1 Computer hardware :: Review Figure 5-2 CPU :: Review CPU:: Review Registers are fast stand-alone storage locations that hold data temporarily Data Registers Instructional

More information

This process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS.

This process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS. What is USB Enumeration? Enumeration is the process by which a USB device is attached to a system and is assigned a specific numerical address that will be used to access that particular device. It is

More information

Eng 3553 Lab #5 TCP Throughput

Eng 3553 Lab #5 TCP Throughput Eng 3553 Lab #5 TCP Throughput Overview TCP (Transmission Control Protocol) is a means for building a reliable communications stream, enabling two hosts to establish a connection and exchange streams of

More information

Caches. Hiding Memory Access Times

Caches. Hiding Memory Access Times Caches Hiding Memory Access Times PC Instruction Memory 4 M U X Registers Sign Ext M U X Sh L 2 Data Memory M U X C O N T R O L ALU CTL INSTRUCTION FETCH INSTR DECODE REG FETCH EXECUTE/ ADDRESS CALC MEMORY

More information

Prefetch Cache Module

Prefetch Cache Module PIC32 TM Prefetch Cache Module 2008 Microchip Technology Incorporated. All Rights Reserved. PIC32 Prefetch Cache Module Slide 1 Hello and welcome to the PIC32 Prefetch Cache Module webinar. I am Nilesh

More information

Ellisys USB 2.0 Protocol Analyzer

Ellisys USB 2.0 Protocol Analyzer Ellisys USB 2.0 Protocol Analyzer Ellisys USB Explorer 260 Analyzer - Features chart Ellisys USB Explorer 260 Analyzer Features Availability Release date Nov. 2007 Availability From stock Specification

More information

AN 690: PCI Express DMA Reference Design for Stratix V Devices

AN 690: PCI Express DMA Reference Design for Stratix V Devices AN 690: PCI Express DMA Reference Design for Stratix V Devices an690-1.0 Subscribe The PCI Express Avalon Memory-Mapped (Avalon-MM) DMA Reference Design highlights the performance of the Avalon-MM 256-Bit

More information

UHC124 High Performance Four-Port Embedded USB Host Controller

UHC124 High Performance Four-Port Embedded USB Host Controller Product Brief January 30, 2002 High Performance Four-Port Embedded USB Host Controller Description TransDimension s is a four-port, single chip USB Host controller that is the first of a family of integrated

More information

µcusb Device Stack for CrossCore Embedded Studio Rel Release Notes

µcusb Device Stack for CrossCore Embedded Studio Rel Release Notes µcusb Device Stack for CrossCore Embedded Studio Rel.2.0.0 Release Notes 2015 Analog Devices, Inc. http://www.analog.com processor.tools.support@analog.com Contents 1 µcusb Device Stack for CrossCore Embedded

More information

Design Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM.

Design Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM. Design Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM. Snehal A. More, Tejashree R. Padwale, Anuja B. Sapkal, Prof. Pradeep R. Taware Abstract- Among several other advantages

More information

HST-3000 Class of Service (CoS) Test Suite

HST-3000 Class of Service (CoS) Test Suite Application Note HST-3000 Class of Service (CoS) Test Suite By John Williams The development of new Internet Protocol (IP)-packet based, so called Triple-Play, services (voice, video, data) delivered over

More information

Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer. User s Guide

Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer. User s Guide Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer User s Guide S1 Important Notice All information in this document is valid for both Agilent E2929A and Agilent E2929B testcards. Copyright 2001 Agilent

More information

ARINC-818 TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski

ARINC-818 TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski ARINC-818 TESTING FOR AVIONICS APPLICATIONS Ken Bisson Troy Troshynski 2007 The ARINC-818 Specification is an industry standard that defines a digital video interface link and protocol that is used for

More information

USB Compliance Checklist

USB Compliance Checklist USB Compliance Checklist Peripheral Silicon (excluding hubs) July 19, 1999 USB Device Product Information Date July 19, 1999 Vendor Name Motorola Vendor Street Address Vendor City, State, Zip Vendor Phone

More information

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC

Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are

More information

6220 Ethernet-Based Voltage Measurement Module

6220 Ethernet-Based Voltage Measurement Module 6220 Ethernet-Based Voltage Measurement Module Features 12 voltage inputs 16-bit, 100-kHz per channel sample rate ±10V input range Eight digital I/O Simultaneous sampling BNC connectors Multiple trigger

More information

We are going to see a basic definition of the devices you can find in a corporate wired network, so you can understand basic IT engineering jargon.

We are going to see a basic definition of the devices you can find in a corporate wired network, so you can understand basic IT engineering jargon. Computer network devices, also known as communication devices, are the backbone of a data communication network. In this category we can find routers, switches, hubs, LAN cards, gateways, modems, hardware

More information

User s Guide. LA5034 Operation Manual

User s Guide. LA5034 Operation Manual User s Guide LA5034 Operation Manual Content General safety summary... I Introduction... II Chapter 1 Getting started... 1 System Requirements... 2 Installing Hardware... 3 Installing Software... 6 User

More information

Frame Relay and Testing with the PFA-35

Frame Relay and Testing with the PFA-35 Frame Relay and Testing with the PFA-35 Application Note: PFA-35 Summary This application note describes the essentials of Frame Relay, and how to perform three important tests for installing and maintaining

More information

On-Chip Design Verification with Xilinx FPGAs

On-Chip Design Verification with Xilinx FPGAs On-Chip Design Verification with Xilinx FPGAs Application Note 1456 Xilinx Virtex-II Pro devices have redefined FPGAs. The Virtex-II Pro brings with it not only a denser and faster FPGA, but an IBM PPC

More information

Topics. TCP sliding window protocol TCP PUSH flag TCP slow start Bulk data throughput

Topics. TCP sliding window protocol TCP PUSH flag TCP slow start Bulk data throughput Topics TCP sliding window protocol TCP PUSH flag TCP slow start Bulk data throughput 2 Introduction In this chapter we will discuss TCP s form of flow control called a sliding window protocol It allows

More information

CMSC 411 Computer Systems Architecture Lecture 13 Instruction Level Parallelism 6 (Limits to ILP & Threading)

CMSC 411 Computer Systems Architecture Lecture 13 Instruction Level Parallelism 6 (Limits to ILP & Threading) CMSC 411 Computer Systems Architecture Lecture 13 Instruction Level Parallelism 6 (Limits to ILP & Threading) Limits to ILP Conflicting studies of amount of ILP Benchmarks» vectorized Fortran FP vs. integer

More information

Smart cards and smart objects communication protocols: Looking to the future. ABSTRACT KEYWORDS

Smart cards and smart objects communication protocols: Looking to the future. ABSTRACT KEYWORDS Smart cards and smart objects communication protocols: Looking to the future. Denis PRACA Hardware research manager, Gemplus research Lab, France Anne-Marie PRADEN Silicon design program manager, Gemplus

More information

Operating Omega ATS and Lynx ATS. QUOTE TRANSFER PROTOCOL (QTP) SPECIFICATION v 1.05

Operating Omega ATS and Lynx ATS. QUOTE TRANSFER PROTOCOL (QTP) SPECIFICATION v 1.05 Operating Omega ATS and Lynx ATS QUOTE TRANSFER PROTOCOL (QTP) SPECIFICATION v 1.05 Revision History Date Revision Description of Change April 15, 2016 1.00 Created April 27, 2016 1.01 Edits made to document.

More information

Hello, and welcome to this presentation of the STM32L4 System Configuration Controller.

Hello, and welcome to this presentation of the STM32L4 System Configuration Controller. Hello, and welcome to this presentation of the STM32L4 System Configuration Controller. 1 Please note that this presentation has been written for STM32L47x/48x devices. The key differences with other devices

More information

Computer-System Organization (cont.)

Computer-System Organization (cont.) Computer-System Organization (cont.) Interrupt time line for a single process doing output. Interrupts are an important part of a computer architecture. Each computer design has its own interrupt mechanism,

More information

Introduction to TCP/IP Offload Engine (TOE)

Introduction to TCP/IP Offload Engine (TOE) Introduction to TCP/IP Offload Engine (TOE) Version 1.0, April 2002 Authored By: Eric Yeh, Hewlett Packard Herman Chao, QLogic Corp. Venu Mannem, Adaptec, Inc. Joe Gervais, Alacritech Bradley Booth, Intel

More information

PROCESSES AND THREADS

PROCESSES AND THREADS PROCESSES AND THREADS A process is a heavyweight flow that can execute concurrently with other processes. A thread is a lightweight flow that can execute concurrently with other threads within the same

More information

Measuring the Processing Performance of NetSniff

Measuring the Processing Performance of NetSniff Measuring the Processing Performance of NetSniff Julie-Anne Bussiere *, Jason But Centre for Advanced Internet Architectures. Technical Report 050823A Swinburne University of Technology Melbourne, Australia

More information

Bandwidth under control with IDS GigE Vision cameras

Bandwidth under control with IDS GigE Vision cameras Bandwidth under control with IDS GigE Vision cameras GigE Vision cameras transmit image data in small packets over the network, even before a captured sensor image is read out completely. This minimizes

More information

TCP Congestion Control Beyond Bandwidth-Delay Product for Mobile Cellular Networks

TCP Congestion Control Beyond Bandwidth-Delay Product for Mobile Cellular Networks TCP Congestion Control Beyond Bandwidth-Delay Product for Mobile Cellular Networks Wai Kay Leong, Zixiao Wang, Ben Leong The 13th International Conference on emerging Networking EXperiments and Technologies

More information

USB2 Debug Device A Functional Device Specification

USB2 Debug Device A Functional Device Specification USB2 Debug Device A Functional Device Specification Date: March 25, 2003 Revision: 0.9 The information is this document is under review and is subject to change. USB2 Revision 0.9 3/25/2003 Scope of this

More information

Hardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT

Hardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT Hardware Assisted Recursive Packet Classification Module for IPv6 etworks Shivvasangari Subramani [shivva1@umbc.edu] Department of Computer Science and Electrical Engineering University of Maryland Baltimore

More information

ClearSpeed Visual Profiler

ClearSpeed Visual Profiler ClearSpeed Visual Profiler Copyright 2007 ClearSpeed Technology plc. All rights reserved. 12 November 2007 www.clearspeed.com 1 Profiling Application Code Why use a profiler? Program analysis tools are

More information

Enemy Territory Traffic Analysis

Enemy Territory Traffic Analysis Enemy Territory Traffic Analysis Julie-Anne Bussiere *, Sebastian Zander Centre for Advanced Internet Architectures. Technical Report 00203A Swinburne University of Technology Melbourne, Australia julie-anne.bussiere@laposte.net,

More information

USB 3.0 Software Architecture and Implementation Issues. Terry Moore, CEO MCCI Corporation

USB 3.0 Software Architecture and Implementation Issues. Terry Moore, CEO MCCI Corporation USB 3.0 Software Architecture and Implementation Issues Terry Moore, CEO MCCI Corporation 2009-08-03 Agenda Introducing MCCI USB 3.0 from a Software Perspective USB 3.0 Software Challenges New Device Classes

More information

The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 350):

The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 350): The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 350): Motivation for The Memory Hierarchy: { CPU/Memory Performance Gap The Principle Of Locality Cache $$$$$ Cache Basics:

More information

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,

More information

USB Compliance Checklist Hubs (Excluding Root Hubs) USB Device Product Information

USB Compliance Checklist Hubs (Excluding Root Hubs) USB Device Product Information USB Compliance Checklist For the 2.0 USB Specification Checklist Version 1.07 USB Device Product Information field Date Vendor Name Vendor Street Address Vendor City, State, Postal Code Vendor Country

More information

Research. Eurex NTA Timings 06 June Dennis Lohfert.

Research. Eurex NTA Timings 06 June Dennis Lohfert. Research Eurex NTA Timings 06 June 2013 Dennis Lohfert www.ion.fm 1 Introduction Eurex introduced a new trading platform that represents a radical departure from its previous platform based on OpenVMS

More information

Abstract register machines Lecture 23 Tuesday, April 19, 2016

Abstract register machines Lecture 23 Tuesday, April 19, 2016 Harvard School of Engineering and Applied Sciences CS 152: Programming Languages Lecture 23 Tuesday, April 19, 2016 1 Why abstract machines? So far in the class, we have seen a variety of language features.

More information

I/O interfaces. communication

I/O interfaces. communication I/O interfaces communication What? In computing, input/output, or I/O, refers to the communication between an information processing system (such as a computer), and the outside world, possibly a human,

More information

Advanced Memory Organizations

Advanced Memory Organizations CSE 3421: Introduction to Computer Architecture Advanced Memory Organizations Study: 5.1, 5.2, 5.3, 5.4 (only parts) Gojko Babić 03-29-2018 1 Growth in Performance of DRAM & CPU Huge mismatch between CPU

More information

Order of Packet Transmission and Dropping

Order of Packet Transmission and Dropping Laboratory 9 Queuing Disciplines Order of Packet Transmission and Dropping Objective The objective of this lab is to examine the effect of different queuing disciplines on packet delivery and delay for

More information

Before beginning this lab, you ll probably want to review sections 3.5 and 3.7 in the text.

Before beginning this lab, you ll probably want to review sections 3.5 and 3.7 in the text. Ethereal Lab: TCP In this lab, we ll investigate the behavior of TCP in detail. We ll do so by analyzing a trace of the TCP segments sent and received in transferring a 150KB file (containing the text

More information

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation _ Technical Notes V9.12.225 Renesas 78K/78K0R/RL78 Family In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document

More information

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,

More information

Advanced Computer Networks. Flow Control

Advanced Computer Networks. Flow Control Advanced Computer Networks 263 3501 00 Flow Control Patrick Stuedi Spring Semester 2017 1 Oriana Riva, Department of Computer Science ETH Zürich Last week TCP in Datacenters Avoid incast problem - Reduce

More information

Essential Components for Today s Industrial Connections

Essential Components for Today s Industrial Connections Essential Components for Today s Industrial Connections 724-746-5500 blackbox.com Table of Contents Introduction... 3 Understanding How USB Became Dominant... 3 Technical Capacities and Specifications

More information

Underlying Technologies -Continued-

Underlying Technologies -Continued- S465 omputer Networks Spring 2004 hapter 3 (Part B) Underlying Technologies -ontinued- Dr. J. Harrison These slides were produced from material by Behrouz Forouzan for the text TP/IP Protocol Suite (2

More information

Testing Minimum Inter Frame Gap (IFG)

Testing Minimum Inter Frame Gap (IFG) Testing Minimum Inter Frame Gap (IFG) Rev 4 How to test the minimum IFG spacing. APPLICATION NOTE The Xena testers can verify traffic forwarding performance, protocol scalability and services delivering

More information

The CoreConnect Bus Architecture

The CoreConnect Bus Architecture The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached

More information

Lab Exercise Protocol Layers

Lab Exercise Protocol Layers Lab Exercise Protocol Layers Objective To learn how protocols and layering are represented in packets. They are key concepts for structuring networks that are covered in 1.3 and 1.4 of your text. Review

More information

Debugging Nios II Systems with the SignalTap II Logic Analyzer

Debugging Nios II Systems with the SignalTap II Logic Analyzer Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing

More information

Full-Speed USB 1.1 Function Controller

Full-Speed USB 1.1 Function Controller 2000-September-7 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The lack of flexibility in reconfiguring the PC has been acknowledged as the Achilles heel to its further deployment.

More information

FlexRay The Hardware View

FlexRay The Hardware View A White Paper Presented by IPextreme FlexRay The Hardware View Stefan Schmechtig / Jens Kjelsbak February 2006 FlexRay is an upcoming networking standard being established to raise the data rate, reliability,

More information

Direct Functions in Dyalog APL

Direct Functions in Dyalog APL Direct Functions in Dyalog APL John Scholes Dyalog Ltd. john@dyalog.com A Direct Function (dfn) is a new function definition style, which bridges the gap between named function expressions such as and

More information

Engineering Fault-Tolerant TCP/IP servers using FT-TCP. Dmitrii Zagorodnov University of California San Diego

Engineering Fault-Tolerant TCP/IP servers using FT-TCP. Dmitrii Zagorodnov University of California San Diego Engineering Fault-Tolerant TCP/IP servers using FT-TCP Dmitrii Zagorodnov University of California San Diego Motivation Reliable network services are desirable but costly! Extra and/or specialized hardware

More information

PCAN-Explorer 6. Tel: Professional Windows Software to Communicate with CAN and CAN FD Busses. Software >> PC Software

PCAN-Explorer 6. Tel: Professional Windows Software to Communicate with CAN and CAN FD Busses. Software >> PC Software PCAN-Explorer 6 Professional Windows Software to Communicate with CAN and CAN FD Busses The PCAN-Explorer 6 is a versatile, professional program for working with CAN and CAN FD networks. The user is not

More information

TCP versus UDP Response Time

TCP versus UDP Response Time Lab 9 TCP versus UDP Response Time Overview TCP provides connection-oriented service at the transport layer, and UDP provides connectionless service. As a result, a data exchange using TCP can take longer

More information

Summit T3 8 PCI Express Multi Lane Protocol Analyzer User Manual

Summit T3 8 PCI Express Multi Lane Protocol Analyzer User Manual Summit T3 8 PCI Express Multi Lane Protocol Analyzer User Manual Software Version 6.45 Document Version 1.2 June 2011 LeCroy Protocol Solutions Group Copyright 2011 LeCroy Protocol Solutions Group. All

More information

ChartView Out-of-the-Box Setup, Acquisition, & Real-Time Display Software

ChartView Out-of-the-Box Setup, Acquisition, & Real-Time Display Software Out-of-the-Box Setup, Acquisition, & Real-Time Display Software ChartView Software Display and record data in minutes, with no programming Display strip charts in real time Make on-screen measurements

More information

TCP Strategies. Keepalive Timer. implementations do not have it as it is occasionally regarded as controversial. between source and destination

TCP Strategies. Keepalive Timer. implementations do not have it as it is occasionally regarded as controversial. between source and destination Keepalive Timer! Yet another timer in TCP is the keepalive! This one is not required, and some implementations do not have it as it is occasionally regarded as controversial! When a TCP connection is idle

More information

3D Vision System. Vision for Your Automation

3D Vision System. Vision for Your Automation 3D Vision System Vision for Your Automation Experience and Innovation 2003 2006 2009 2012 2014 2015 2016 3D robot guidance 3D robot guidance Complete range of software for 3D 3D robot guidance Launching

More information

Outline EEL 5764 Graduate Computer Architecture. Chapter 3 Limits to ILP and Simultaneous Multithreading. Overcoming Limits - What do we need??

Outline EEL 5764 Graduate Computer Architecture. Chapter 3 Limits to ILP and Simultaneous Multithreading. Overcoming Limits - What do we need?? Outline EEL 7 Graduate Computer Architecture Chapter 3 Limits to ILP and Simultaneous Multithreading! Limits to ILP! Thread Level Parallelism! Multithreading! Simultaneous Multithreading Ann Gordon-Ross

More information

What is the Box Model?

What is the Box Model? CSS Box Model What is the Box Model? The box model is a tool we use to understand how our content will be displayed on a web page. Each HTML element appearing on our page takes up a "box" or "container"

More information

PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS

PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS THE UNIVERSITY OF NAIROBI DEPARTMENT OF ELECTRICAL AND INFORMATION ENGINEERING FINAL YEAR PROJECT. PROJECT NO. 60 PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS OMARI JAPHETH N. F17/2157/2004 SUPERVISOR:

More information

Functional block diagram AD53x1 (Analog Devices)

Functional block diagram AD53x1 (Analog Devices) Objectives - To read the A/D converter and turn the converted digital value back into an analogue voltage using an external D/A converter. The entire cycle including ADC and DAC is to be run at a fixed

More information

EP2210 Scheduling. Lecture material:

EP2210 Scheduling. Lecture material: EP2210 Scheduling Lecture material: Bertsekas, Gallager, 6.1.2. MIT OpenCourseWare, 6.829 A. Parekh, R. Gallager, A generalized Processor Sharing Approach to Flow Control - The Single Node Case, IEEE Infocom

More information

Windows Communication Foundation (WCF) Visual Studio 2008

Windows Communication Foundation (WCF) Visual Studio 2008 Windows Communication Foundation (WCF) Visual Studio 2008 Course 6461 - Three days - Instructor-led - Hands-on Introduction This three-day instructor-led course provides students with the knowledge and

More information

DisplayPort HBR3 Protocol Analyzer

DisplayPort HBR3 Protocol Analyzer DisplayPort HBR3 Protocol Analyzer The ONLY tool on the market that does not rely on a reference sink or source and monitors BOTH the high speed main link and the Aux channel! Complete packet by packet

More information

Universal Serial Bus Host Stack User s Manual V3.41

Universal Serial Bus Host Stack User s Manual V3.41 μc/ USB Host TM Universal Serial Bus Host Stack User s Manual V3.41 Micrium 1290 Weston Road, Suite 306 Weston, FL 33326 USA www.micrium.com Designations used by companies to distinguish their products

More information

Bittorrent traffic classification

Bittorrent traffic classification Bittorrent traffic classification Tung M Le 1, Jason But Centre for Advanced Internet Architectures. Technical Report 091022A Swinburne University of Technology Melbourne, Australia jbut@swin.edu.au Abstract-

More information

Characterization of the Northwest Coast Native Art Ovoid

Characterization of the Northwest Coast Native Art Ovoid Characterization of the Northwest Coast Native Art Ovoid By: Nathaniel P. Wilkerson July 10, 2010 Probably the most predominant design unit in the art work, the Ovoid takes many shapes and forms. In theory

More information

DaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards

DaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards 16-Bit, 200-kHz PCI Data Acquisition Boards Features 16-bit, 200-kHz A/D converter 8 differential or 16 single-ended analog inputs (software selectable per channel) Up to four boards can be installed into

More information

1. Mesh Coloring a.) Assign unique color to each polygon based on the polygon id.

1. Mesh Coloring a.) Assign unique color to each polygon based on the polygon id. 1. Mesh Coloring a.) Assign unique color to each polygon based on the polygon id. Figure 1: The dragon model is shown rendered using a coloring scheme based on coloring each triangle face according to

More information

PCI Express Avalon-MM DMA Reference Design

PCI Express Avalon-MM DMA Reference Design PCI Express Avalon-MM DMA Reference Design AN-690 2016.05.28 Subscribe Send Feedback Contents Contents 1 AN 690:...3 1.1 Deliverables Included with the Reference Design...3 1.2 Reference Design Functional

More information

TCP Throughput Testing

TCP Throughput Testing TCP Throughput Testing Test TCP Throughput Performance Based on RFC 6349 The Transmission Control Protocol (TCP) turns the best effort nature of IP networks into reliable communication services. Tests

More information

EVALUATING IEEE 1588 IN A HOMOGENOUS SWITCHED NETWORK TEST ARTICLE SEGMENT

EVALUATING IEEE 1588 IN A HOMOGENOUS SWITCHED NETWORK TEST ARTICLE SEGMENT EVALUATING IEEE 1588 IN A HOMOGENOUS SWITCHED NETWORK TEST ARTICLE SEGMENT Sinbad Wilmot MS Electronic Eng, Diarmuid Corry MS Electronic Eng ACRA CONTROL INC ABSTRACT At the 2007 inet Technology Demonstrator

More information

I/O, Disks, and RAID Yi Shi Fall Xi an Jiaotong University

I/O, Disks, and RAID Yi Shi Fall Xi an Jiaotong University I/O, Disks, and RAID Yi Shi Fall 2017 Xi an Jiaotong University Goals for Today Disks How does a computer system permanently store data? RAID How to make storage both efficient and reliable? 2 What does

More information

estadium Project Lab 2: Iperf Command

estadium Project Lab 2: Iperf Command estadium Project Lab 2: Iperf Command Objectives Being familiar with the command iperf. In this Lab, we will set up two computers (PC1 and PC2) as an ad-hoc network and use the command iperf to measure

More information

Multiprocessor Cache Coherence. Chapter 5. Memory System is Coherent If... From ILP to TLP. Enforcing Cache Coherence. Multiprocessor Types

Multiprocessor Cache Coherence. Chapter 5. Memory System is Coherent If... From ILP to TLP. Enforcing Cache Coherence. Multiprocessor Types Chapter 5 Multiprocessor Cache Coherence Thread-Level Parallelism 1: read 2: read 3: write??? 1 4 From ILP to TLP Memory System is Coherent If... ILP became inefficient in terms of Power consumption Silicon

More information

USB Feature Specification: Shared Endpoints

USB Feature Specification: Shared Endpoints USB Feature Specification: Shared Endpoints SYSTEMSOFT CORPORATION INTEL CORPORATION Revision 1.0 October 27, 1999 USB Feature Specification: Shared Endpoints Revision 1.0 Revision History Revision Issue

More information

Introduction to the ThreadX Debugger Plugin for the IAR Embedded Workbench C-SPYDebugger

Introduction to the ThreadX Debugger Plugin for the IAR Embedded Workbench C-SPYDebugger C-SPY plugin Introduction to the ThreadX Debugger Plugin for the IAR Embedded Workbench C-SPYDebugger This document describes the IAR C-SPY Debugger plugin for the ThreadX RTOS. The ThreadX RTOS awareness

More information

_ V ST STM8 Family On-Chip Emulation. Contents. Technical Notes

_ V ST STM8 Family On-Chip Emulation. Contents. Technical Notes _ V9.12. 225 Technical Notes ST STM8 Family On-Chip Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge

More information