Application debugging USB Bus utilization graph
|
|
- Philippa Foster
- 6 years ago
- Views:
Transcription
1 Enabling Global Connectivity Computer Access Technology Corporation Tel: (408) , Fax: (408) Application debugging USB Bus utilization graph Application Note Introduction The bus utilization graph found in the range of CATC USB Analyser applications provides a valuable time-scaled view in addition to the chronological packet and logical transfer views of the primary display window. Some modes of operation of the USB bus and some bus problems can be more readily observed using the bus utilization view. This application note looks at some of the strategies that can be employed using the bus utilization view as a debugging tool. CATC 1 of 8 05/04
2 Performance Analysis Analysing a recording where throughput is important, will initially start using the timing calculator and may yield a performance figure lower than expected. The first complication when analysing the performance of a transfer is that you may choose to use the performance calculator transfer-to-transfer In this case it shows a full-speed bandwidth of 4.8Mb/s which is considerably lower than the theoretical 12Mb/s. Looking at the bus utilization graph shows that we have included a period of bus idle time since we have asked for the calculation to be made from the start of one transfer to the start of the next. The second transfers initiation is dependant upon the bus scheduling and the application processing time and therefore to measure the throughput of a specific transfer, the calculation should be made from the first to the last packet of the transfer only. CATC 2 of 8 02/04
3 Making the last packet of the transfer repeating the calculation, yields a figure closer to the 12Mb/s expected, but is still not reaching the expected throughput. CATC 3 of 8 02/04
4 Doing the same calculation on a single transaction yields a figure at the theoretical throughput. Although, this is more realistic if the inter-transaction gap is included in the case where the host may only be able to schedule one transfer per frame, which gives an average throughput of 10Mb/s. Thus, we see that the transaction is running 2Mb/s less than we would expect. There can be a number of reasons for this and these can be seen readily using the bus utilization view. In this view, we can see that the transfer has a couple of time periods when no activity was performed on the bus. We would expect the host to use every opportunity to transfer the data; therefore periods with 10ms of no activity when most frames exceed 90% utilization CATC 4 of 8 02/04
5 suggest the host has a problem. The exact nature of the problem could be that a buffer has been emptied and the delay is the wait for more data to be fetched, it could be the host USB stack scheduling has a problem (more likely in this case since the periods are not symmetric). The localisation of the problem is much easier to see in the Bus view since the lack of information is the problem, whereas the main view shows when there IS information. CATC 5 of 8 02/04
6 Customising Graphs You can customise graphs to display the information in a number of ways. You may either right click an existing graph and select properties to change the style of the graph. Or you can select the new graph option from the graph pull-down. Changing properties allows you to control color and style of the graph. It also allows you to filter parts of the bus traffic allowing you to focus on the traffic of interest to you. A technique, which may be employed to examine the operation of the host scheduling system, is to split the graphs out by address and/or endpoint. The first example here shows an expansion of the Bus usage by device. CATC 6 of 8 02/04
7 The top graph shows all devices individually color-coded on one graph. Each of the graphs below is a user-defined graph, based on a specific device address. This can give a clear indication of the times when the host schedules communication with each device. Another examination of host scheduling can be seen in this bus utilization graph: In this case the host schedules only one transfer per frame to any device (the short blue lines are the SOF packet the color coding is the same as the main display). This may indicate a low-powered host implementation or it could be the root of a design in-efficiency. A similar trace based on a different host implementation yields a bus utilization graph below. Here, we see multiple transfers to devices within the frame. CATC 7 of 8 02/04
8 There are 3 starts of frames shown. In the first frame, there is a single transfer to endpoint #1, the second and third frame display multiple bulk transfers to endpoint#2 (although we also note that there is some delay after the SOF before the first transfer) By using the multiple-graph approach the combined graph can be used as a reference for all traffic while the focused graphs allow inspection of detail (and use of a separate scale) for a specific address or endpoint. Summary The bus utilization view is a valuable addition to the Chronological packet view and the Logical Transfer view. The bus utilization graph allows inspection of time related issues in an intuitive analog interface, which compliments the digital precision of the packet display. CATC 8 of 8 02/04
Sierra SAS/SATA 6G Protocol Test Systems. Complete Protocol Test in a Single Package!
Sierra SAS/SATA 6G Protocol Test Systems Complete Protocol Test in a Single Package! CAPTURE, DISPLAY AND ANALYSIS OF BOTH SAS AND SATA Key Features SAS & SATA at Data Rates to 6G Fully Integrated, Multifunctional
More informationPCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION
PCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION PETracer TM EML Analyzer PETrainer TM EML Exerciser PETracer TM ML Analyzer PETrainer TM ML Exerciser PETracer TM Analyzer LeCroy, a worldwide
More informationDebugging Common USB Issues. Total Phase, Inc.
Debugging Common USB Issues Total Phase, Inc. The widespread integration of USB into embedded applications presents many developers with the challenge of working with this protocol for the first time.
More informationData Sheet. Packet-Master USB12 Bus Analyser
Packet-Master USB12 Bus Analyser The Packet-Master USB12 is a Hardware USB Bus Analyser, intended for development of Low and Full Speed USB devices and hubs etc. It comes complete with our Windows application
More informationArtisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
More informationPacket Switch Architectures Part 2
Packet Switch Architectures Part Adopted from: Sigcomm 99 Tutorial, by Nick McKeown and Balaji Prabhakar, Stanford University Slides used with permission from authors. 999-000. All rights reserved by authors.
More informationUNIVERSAL SERIAL BUS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION
UNIVERSAL SERIAL BUS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION USBTracer/Trainer TM System USBMobileTM HS Analyzer USB AdvisorTM Analyzer USB ChiefTM Analyzer LeCroy, a worldwide leader in serial
More informationMicroprocessors LCD Parallel Port USB Port
Microprocessors LCD Parallel Port USB Port H. Abdoli Bu-Ali Sina University 1 New LCDs Interfacing Lower prices Display numbers, characters, graphics Integrated refreshing controller Ease of programming
More informationModelling a Video-on-Demand Service over an Interconnected LAN and ATM Networks
Modelling a Video-on-Demand Service over an Interconnected LAN and ATM Networks Kok Soon Thia and Chen Khong Tham Dept of Electrical Engineering National University of Singapore Tel: (65) 874-5095 Fax:
More informationNetwork Simulator Project Guidelines Introduction
Network Simulator Project Guidelines Introduction Project TAs: Ruijia Sun (rsun@caltech.edu), Zilong Chen (zcchen@caltech.edu) During the CS143 course, you will learn about the mechanics of communication
More informationDisk for Real-time Data. Presented at the THIC Meeting at the Sony Auditorium, 3300 Zanker Rd, San Jose CA March 4-5, 2003
Disk for Real-time Data Phil Brunelle Conduant Corporation 1501 S. Sunset St., Suite C, Longmont, CO 80501 Phone:303-485-2721 FAX: 303-485-5104 E-mail: phil@conduant.com Presented at the THIC Meeting at
More informationInvestigating the Use of Synchronized Clocks in TCP Congestion Control
Investigating the Use of Synchronized Clocks in TCP Congestion Control Michele Weigle (UNC-CH) November 16-17, 2001 Univ. of Maryland Symposium The Problem TCP Reno congestion control reacts only to packet
More informationAN10035_1 Comparing energy efficiency of USB at full-speed and high-speed rates
Comparing energy efficiency of USB at full-speed and high-speed rates October 2003 White Paper Rev. 1.0 Revision History: Version Date Description Author 1.0 October 2003 First version. CHEN Chee Kiong,
More informationArchitectural Differences nc. DRAM devices are accessed with a multiplexed address scheme. Each unit of data is accessed by first selecting its row ad
nc. Application Note AN1801 Rev. 0.2, 11/2003 Performance Differences between MPC8240 and the Tsi106 Host Bridge Top Changwatchai Roy Jenevein risc10@email.sps.mot.com CPD Applications This paper discusses
More informationMore on IO: The Universal Serial Bus (USB)
ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up
More informationIntroduction to USB/LPC23xx
Introduction to USB/LPC23xx Amitkumar (Amit) Bhojraj Business Line Standard IC s Product Line Microcontrollers October 2007 Introduction to USB Agenda LPC23xx Block diagram MCB2300 demo 2 Introduction
More informationPCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION. PETracer Gen2 Summit Analyzer PETracer ML Analyzer PETrainer ML Exerciser
PCI EXPRESS PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION PETracer Gen2 Summit Analyzer PETracer EML Analyzer PETrainer EML Exerciser PETracer ML Analyzer PETrainer ML Exerciser LeCroy, a worldwide leader
More informationChapter 4. Routers with Tiny Buffers: Experiments. 4.1 Testbed experiments Setup
Chapter 4 Routers with Tiny Buffers: Experiments This chapter describes two sets of experiments with tiny buffers in networks: one in a testbed and the other in a real network over the Internet2 1 backbone.
More informationDesign and Performance Evaluation of a New Spatial Reuse FireWire Protocol. Master s thesis defense by Vijay Chandramohan
Design and Performance Evaluation of a New Spatial Reuse FireWire Protocol Master s thesis defense by Vijay Chandramohan Committee Members: Dr. Christensen (Major Professor) Dr. Labrador Dr. Ranganathan
More informationHigh Speed USB Controllers for serial and FIFO applications. Debug Information for FT8U232/245 devices
Debug Information for FT8U232/245 devices This information is provided to help debug a design using the FT8U232 / FT8U245 devices. 1.(A) Clock circuit (48 MHz crytsal) Here is what the clock output (pin
More informationMulti-Processor / Parallel Processing
Parallel Processing: Multi-Processor / Parallel Processing Originally, the computer has been viewed as a sequential machine. Most computer programming languages require the programmer to specify algorithms
More informationNetwork layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Routers.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which
More informationA Simulation: Improving Throughput and Reducing PCI Bus Traffic by. Caching Server Requests using a Network Processor with Memory
Shawn Koch Mark Doughty ELEC 525 4/23/02 A Simulation: Improving Throughput and Reducing PCI Bus Traffic by Caching Server Requests using a Network Processor with Memory 1 Motivation and Concept The goal
More informationEE 122: Router Design
Routers EE 22: Router Design Kevin Lai September 25, 2002.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which packets depart - Some form of interconnect
More informationTCP offload engines for high-speed data processing
TCP offload engines for high-speed data processing TCP/IP over ethernet has become the most dominant packet processing protocol. Ethernet networks are now running at higher and higher speeds with the development
More informationINTERCONNECTION NETWORKS LECTURE 4
INTERCONNECTION NETWORKS LECTURE 4 DR. SAMMAN H. AMEEN 1 Topology Specifies way switches are wired Affects routing, reliability, throughput, latency, building ease Routing How does a message get from source
More informationRiceNIC. A Reconfigurable Network Interface for Experimental Research and Education. Jeffrey Shafer Scott Rixner
RiceNIC A Reconfigurable Network Interface for Experimental Research and Education Jeffrey Shafer Scott Rixner Introduction Networking is critical to modern computer systems Role of the network interface
More informationEng 3553 Lab #5 TCP Throughput
Eng 3553 Lab #5 TCP Throughput Overview TCP (Transmission Control Protocol) is a means for building a reliable communications stream, enabling two hosts to establish a connection and exchange streams of
More informationThe protocol can efficiently use interconnect and fabric techno-
Key Features Decodes NVMe Traffic CATC View Spreadsheet View 3 Window View Detail View TCG Decodes Queue and Device Tracking Long Trace Recording Low Power State Support Auto NVMe PCIe SSD Base Register
More informationTracing Bluetooth Headsets with the CATC Bluetooth Analysers
Enabling Global Connectivity Computer Access Technology Corporation Tel: (408) 727-6600, Fax: (408) 727-6622 www.catc.com Tracing Bluetooth Headsets with the CATC Bluetooth Analysers Application Note Introduction
More informationFrame Relay and Testing with the PFA-35
Frame Relay and Testing with the PFA-35 Application Note: PFA-35 Summary This application note describes the essentials of Frame Relay, and how to perform three important tests for installing and maintaining
More informationWith Fixed Point or Floating Point Processors!!
Product Information Sheet High Throughput Digital Signal Processor OVERVIEW With Fixed Point or Floating Point Processors!! Performance Up to 14.4 GIPS or 7.7 GFLOPS Peak Processing Power Continuous Input
More informationSierra SAS/SATA 6G/12G Protocol Test Systems. Complete Protocol Test in a Single Package!
Sierra SAS/SATA 6G/12G Protocol Test Systems Complete Protocol Test in a Single Package! CAPTURE, DISPLAY AND ANALYSIS OF BOTH SAS AND SATA Key Features SAS & SATA Analysis at Data Rates to 12G Fully-integrated,
More informationReport on Cache-Oblivious Priority Queue and Graph Algorithm Applications[1]
Report on Cache-Oblivious Priority Queue and Graph Algorithm Applications[1] Marc André Tanner May 30, 2014 Abstract This report contains two main sections: In section 1 the cache-oblivious computational
More informationThis process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS.
What is USB Enumeration? Enumeration is the process by which a USB device is attached to a system and is assigned a specific numerical address that will be used to access that particular device. It is
More informationThis tutorial shows how to use ACE to Identify the true causes of poor response time Document the problems that are found
FTP Application Overview This tutorial shows how to use ACE to Identify the true causes of poor response time Document the problems that are found The screen images in this tutorial were captured while
More informationArduino Uno R3 INTRODUCTION
Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running
More informationMulti-core microcontroller design with Cortex-M processors and CoreSight SoC
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are
More informationUSB Complete. The Developer's Guide Fifth Edition. Jan Axelson. Lakeview Research LLC Madison, WI 53704
USB Complete The Developer's Guide Fifth Edition Jan Axelson Lakeview Research LLC Madison, WI 53704 Contents Introduction 1 USB Basics 1 Uses and limits 1 Benefits for users 2 Benefits for developers
More informationWhat is Network Acceleration?
What is Network Acceleration? How do WAN Optimization, Network Acceleration, and Protocol Streamlining work, and what can they do for your network? Contents Introduction Availability Improvement Data Reduction
More informationPETracer 5.73 Release Notes
3385 Scott Blvd. Santa Clara, CA 95054-3115 Tel: +1/408.727.6600 Fax: +1/408.727.6622 PETracer 5.73 Release Notes Updated: March 09, 2010 Table of Contents 1. Overview 2. System Requirements 3. Release
More informationEllisys USB 2.0 Protocol Analyzer
Ellisys USB 2.0 Protocol Analyzer Ellisys USB Explorer 260 Analyzer - Features chart Ellisys USB Explorer 260 Analyzer Features Availability Release date Nov. 2007 Availability From stock Specification
More informationWe are going to see a basic definition of the devices you can find in a corporate wired network, so you can understand basic IT engineering jargon.
Computer network devices, also known as communication devices, are the backbone of a data communication network. In this category we can find routers, switches, hubs, LAN cards, gateways, modems, hardware
More informationPCI Express Protocol Solutions for Testing and Compliance
PCI Express Protocol Solutions for Testing and Compliance Summit T3-16 Analyzer Summit T2-16 Analyzer Summit Z2-16 Exerciser PETracer ML Analyzer PETracer ML Exerciser Edge T1-4 Analyzer LeCroy, a worldwide
More informationA closer look at network structure:
T1: Introduction 1.1 What is computer network? Examples of computer network The Internet Network structure: edge and core 1.2 Why computer networks 1.3 The way networks work 1.4 Performance metrics: Delay,
More information9. Wireshark I: Protocol Stack and Ethernet
Distributed Systems 205/2016 Lab Simon Razniewski/Florian Klement 9. Wireshark I: Protocol Stack and Ethernet Objective To learn how protocols and layering are represented in packets, and to explore the
More informationHello, and welcome to this presentation of the STM32L4 USB 2.0 Full Speed interface. It covers the features of this interface, which is widely used
Hello, and welcome to this presentation of the STM32L4 USB 2.0 Full Speed interface. It covers the features of this interface, which is widely used to interface with a PC. 1 This slide explains the scope
More informationNVMe performance optimization and stress testing
NVMe performance optimization and stress testing Isaac Livny Teledyne Corporation Santa Clara, CA August 2017 1 Agenda NVMe / NVMoF transfer overview PCIe perforamce analysis NVMoF over CNA example NVMe
More informationPrioritization scheme for QoS in IEEE e WLAN
Prioritization scheme for QoS in IEEE 802.11e WLAN Yakubu Suleiman Baguda a, Norsheila Fisal b a,b Department of Telematics & Communication Engineering, Faculty of Electrical Engineering Universiti Teknologi
More informationWi.232DTS and Mesh Networking for short range applications in the US market
Date: 1/2/2004 Written by: Steve Montgomery 1. Introduction Mesh networking has created quite a buzz in the embedded wireless community. It promises self-healing, multi-hop networking capability that lowers
More informationUSB 2.0 High-Speed Peripheral Compliance Test Report
USB 2.0 High-Speed Peripheral Compliance Test Report Company Name Suprema Inc. Model Name RealScan-G10 Model Number RS-G10 Product Revision V01A Test Date 9.16.2011 Test Result PASS 267-2, Seohyeon-dong,
More informationObjective To examine the throughput of a TCP connection as the flow control window size is varied.
Lab 7 TCP Throughput Overview TCP uses a sliding window mechanism to provide flow control. The destination advertises how much space it has available in its buffers, and the source restricts its transmissions
More informationHST-3000 Class of Service (CoS) Test Suite
Application Note HST-3000 Class of Service (CoS) Test Suite By John Williams The development of new Internet Protocol (IP)-packet based, so called Triple-Play, services (voice, video, data) delivered over
More informationRon Emerick, Oracle Corporation
PCI Express PRESENTATION Virtualization TITLE GOES HERE Overview Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted.
More informationOperating Omega ATS and Lynx ATS. QUOTE TRANSFER PROTOCOL (QTP) SPECIFICATION v 1.05
Operating Omega ATS and Lynx ATS QUOTE TRANSFER PROTOCOL (QTP) SPECIFICATION v 1.05 Revision History Date Revision Description of Change April 15, 2016 1.00 Created April 27, 2016 1.01 Edits made to document.
More informationADQ14-FWATD. User Guide. Author(s): SP Devices Document no.: Classification: Public Revision: PA7 Date:
ADQ14-FWATD User Guide Author(s: SP Devices Document no.: 16-1849 Classification: Revision: Date: 2018-03-02 Contents 1 Introduction 3 1.1 Definitions & Abbreviations...................................
More informationTesting and Debugging
Testing and Debugging 17 Testing and Debugging Tools In addition to the chip-specific development boards and debugging software described in Chapter 6, a variety of other hardware and software tools can
More informationIntroduction. Network Architecture Requirements of Data Centers in the Cloud Computing Era
Massimiliano Sbaraglia Network Engineer Introduction In the cloud computing era, distributed architecture is used to handle operations of mass data, such as the storage, mining, querying, and searching
More informationRead section 8 of this document for detailed instructions on how to use this interface spec with LibUSB For OSX
CP2130 INTERFACE SPECIFICATION 1. Introduction The Silicon Labs CP2130 USB-to-SPI bridge is a device that communicates over the Universal Serial Bus (USB) using vendor-specific control and bulk transfers
More informationUSB 2.0 Hi-speed Peripheral Compliance Test Report
USB 2.0 Hi-speed Peripheral Compliance Test Report USB-IF Compliance Program Company Name SUPREMA INC. Model Name BioMini Plus (SFR500) Model Number SFR500 Product Revision V02A Test Date March 6, 2012
More informationAgilent E2929A/B Opt. 200 PCI-X Performance Optimizer. User s Guide
Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer User s Guide S1 Important Notice All information in this document is valid for both Agilent E2929A and Agilent E2929B testcards. Copyright 2001 Agilent
More informationFermilab WAN Performance Analysis Methodology. Wenji Wu, Phil DeMar, Matt Crawford ESCC/Internet2 Joint Techs July 23, 2008
Fermilab WAN Performance Analysis Methodology Wenji Wu, Phil DeMar, Matt Crawford ESCC/Internet2 Joint Techs July 23, 2008 1 The Wizard s Gap 10 years and counting The Wizard Gap (Mathis 1999) is still
More informationARINC-818 TESTING FOR AVIONICS APPLICATIONS. Ken Bisson Troy Troshynski
ARINC-818 TESTING FOR AVIONICS APPLICATIONS Ken Bisson Troy Troshynski 2007 The ARINC-818 Specification is an industry standard that defines a digital video interface link and protocol that is used for
More informationData acquisition from educational plants over USB in GNU/Linux
Data acquisition from educational plants over USB in GNU/Linux Michal Sedlák Slovak University of Technology, Faculty of Electrical Engineering and Information Technology Ilkovičova 3, 812 19 Bratislava,
More informationBandwidth under control with IDS GigE Vision cameras
Bandwidth under control with IDS GigE Vision cameras GigE Vision cameras transmit image data in small packets over the network, even before a captured sensor image is read out completely. This minimizes
More informationSierra SAS/SATA 6G/12G Protocol Test Systems
Specifications Sierra M6-1 Sierra M6-2 Sierra M122/M124A Host Machine Minimum Requirements Microsoft Windows 8, Windows Server 2012, Windows 7, Windows Server 2008R2, Windows XP; 2 GB of RAM; Storage with
More informationMigrating RC3233x Software to the RC32434/5 Device
Migrating RC3233x Software to the RC32434/5 Device Application Note AN-445 Introduction By Harpinder Singh and Nebojsa Bjegovic Operating system kernels, board support packages, and other processor-aware
More informationObjectives: (1) To learn to capture and analyze packets using wireshark. (2) To learn how protocols and layering are represented in packets.
Team Project 1 Due: Beijing 00:01, Friday Nov 7 Language: English Turn-in (via email) a.pdf file. Objectives: (1) To learn to capture and analyze packets using wireshark. (2) To learn how protocols and
More informationTesting Minimum Inter Frame Gap (IFG)
Testing Minimum Inter Frame Gap (IFG) Rev 4 How to test the minimum IFG spacing. APPLICATION NOTE The Xena testers can verify traffic forwarding performance, protocol scalability and services delivering
More informationBASICS OF THE RENESAS SYNERGY PLATFORM
BASICS OF THE RENESAS SYNERGY PLATFORM TM Richard Oed 2018.11 02 CHAPTER 11 EVENT ANALYSIS WITH TRACEX CONTENTS 11 EVENT ANALYSIS WITH TRACEX 03 11.1 An Introduction to TraceX 03 11.2 Built-in Views and
More informationComparative study of LTE simulations with the ns-3 and the Vienna simulators
Comparative study of LTE simulations with the ns-3 and the Vienna simulators Thiago Abreu 1 Bruno Baynat 1 Marouen Gachaoui 2 Tania Jimenez 2 Narcisse Nya 1 1 University Pierre et Marie Curie - LIP6 2
More informationA Proposal for a High Speed Multicast Switch Fabric Design
A Proposal for a High Speed Multicast Switch Fabric Design Cheng Li, R.Venkatesan and H.M.Heys Faculty of Engineering and Applied Science Memorial University of Newfoundland St. John s, NF, Canada AB X
More informationWhat is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments
What is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments Overview Modern day test and control systems are growing larger, more complex and more intricate. Most of these intricacies are
More informationOvercoming PCI-Express Physical Layer Challenges
Overcoming PCI-Express Physical Layer Challenges PCI Express is a ubiquitous and flexible bus addressing many markets. Unfortunately this flexibility can also cause integration issues that are very difficult
More informationMeasuring the Processing Performance of NetSniff
Measuring the Processing Performance of NetSniff Julie-Anne Bussiere *, Jason But Centre for Advanced Internet Architectures. Technical Report 050823A Swinburne University of Technology Melbourne, Australia
More informationCMSC 411 Computer Systems Architecture Lecture 13 Instruction Level Parallelism 6 (Limits to ILP & Threading)
CMSC 411 Computer Systems Architecture Lecture 13 Instruction Level Parallelism 6 (Limits to ILP & Threading) Limits to ILP Conflicting studies of amount of ILP Benchmarks» vectorized Fortran FP vs. integer
More informationGeneric Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture
Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,
More informationEnemy Territory Traffic Analysis
Enemy Territory Traffic Analysis Julie-Anne Bussiere *, Sebastian Zander Centre for Advanced Internet Architectures. Technical Report 00203A Swinburne University of Technology Melbourne, Australia julie-anne.bussiere@laposte.net,
More informationIntroduction to TCP/IP Offload Engine (TOE)
Introduction to TCP/IP Offload Engine (TOE) Version 1.0, April 2002 Authored By: Eric Yeh, Hewlett Packard Herman Chao, QLogic Corp. Venu Mannem, Adaptec, Inc. Joe Gervais, Alacritech Bradley Booth, Intel
More informationL41: Lab 2 - Kernel implications of IPC
L41: Lab 2 - Kernel implications of IPC Dr Robert N.M. Watson Michaelmas Term 2015 The goals of this lab are to: Continue to gain experience tracing user-kernel interactions via system calls Explore the
More informationThe Controlled Delay (CoDel) AQM Approach to fighting bufferbloat
The Controlled Delay (CoDel) AQM Approach to fighting bufferbloat BITAG TWG Boulder, CO February 27, 2013 Kathleen Nichols Van Jacobson Background The persistently full buffer problem, now called bufferbloat,
More informationComputer Organization
Chapter 5 Computer Organization Figure 5-1 Computer hardware :: Review Figure 5-2 CPU :: Review CPU:: Review Registers are fast stand-alone storage locations that hold data temporarily Data Registers Instructional
More informationFuture Gigascale MCSoCs Applications: Computation & Communication Orthogonalization
Basic Network-on-Chip (BANC) interconnection for Future Gigascale MCSoCs Applications: Computation & Communication Orthogonalization Abderazek Ben Abdallah, Masahiro Sowa Graduate School of Information
More informationAgenda. What are we looking at? Introduction. Aim of the project. IP Routing
Agenda Handoffs in Cellular Wireless Networks: The Daedalus Implementation & Experience by Shrinivasan Seshan, Hari Balakrishnan Randy H. Katz A short presentation by Aishvarya Sharma Dept of Computer
More informationAppendix B. Standards-Track TCP Evaluation
215 Appendix B Standards-Track TCP Evaluation In this appendix, I present the results of a study of standards-track TCP error recovery and queue management mechanisms. I consider standards-track TCP error
More informationHardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT
Hardware Assisted Recursive Packet Classification Module for IPv6 etworks Shivvasangari Subramani [shivva1@umbc.edu] Department of Computer Science and Electrical Engineering University of Maryland Baltimore
More informationAdvanced Debugging with the System Profiler. Rennie Allen Cisco Field Application Engineer
Advanced Debugging with the System Profiler Rennie Allen Cisco Field Application Engineer What is the System Profiler? The System Profiler is a logic analyser for your software system The kernel records
More informationA unified multicore programming model
A unified multicore programming model Simplifying multicore migration By Sven Brehmer Abstract There are a number of different multicore architectures and programming models available, making it challenging
More informationNetwork Performance Test. Business Security Software. Language: English August Last Revision: 11 th October
Network Performance Test Business Security Software Language: English August 2016 Last Revision: 11 th October 2016 Test commissioned by the vendor - 1 - Introduction This report, commissioned by ESET,
More informationOrder of Packet Transmission and Dropping
Laboratory 9 Queuing Disciplines Order of Packet Transmission and Dropping Objective The objective of this lab is to examine the effect of different queuing disciplines on packet delivery and delay for
More informationImpact of TCP Window Size on a File Transfer
Impact of TCP Window Size on a File Transfer Introduction This example shows how ACE diagnoses and visualizes application and network problems; it is not a step-by-step tutorial. If you have experience
More informationSTUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER
STUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER 1 MS. PARUL BAHUGUNA CD 1 M.E. [VLSI & Embedded System Design] Student, Gujarat Technological University PG School, Ahmedabad, Gujarat.
More informationLecture IV Bézier Curves
Lecture IV Bézier Curves Why Curves? Why Curves? Why Curves? Why Curves? Why Curves? Linear (flat) Curved Easier More pieces Looks ugly Complicated Fewer pieces Looks smooth What is a curve? Intuitively:
More informationLecture 2 Parallel Programming Platforms
Lecture 2 Parallel Programming Platforms Flynn s Taxonomy In 1966, Michael Flynn classified systems according to numbers of instruction streams and the number of data stream. Data stream Single Multiple
More informationMULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT
MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT Item Type text; Proceedings Authors Grebe, David L. Publisher International Foundation for Telemetering Journal International Telemetering
More informationResearch. Eurex NTA Timings 06 June Dennis Lohfert.
Research Eurex NTA Timings 06 June 2013 Dennis Lohfert www.ion.fm 1 Introduction Eurex introduced a new trading platform that represents a radical departure from its previous platform based on OpenVMS
More informationPrefetch Cache Module
PIC32 TM Prefetch Cache Module 2008 Microchip Technology Incorporated. All Rights Reserved. PIC32 Prefetch Cache Module Slide 1 Hello and welcome to the PIC32 Prefetch Cache Module webinar. I am Nilesh
More informationEECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture
EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,
More informationSwitched LANs A Set of Local Area Networks Interconnected by Switches
Switched LANs A Set of Local Area Networks Interconnected by Switches Objective This lab is designed to demonstrate the implementation of switched local area networks. The simulation in this lab will help
More informationCaches. Hiding Memory Access Times
Caches Hiding Memory Access Times PC Instruction Memory 4 M U X Registers Sign Ext M U X Sh L 2 Data Memory M U X C O N T R O L ALU CTL INSTRUCTION FETCH INSTR DECODE REG FETCH EXECUTE/ ADDRESS CALC MEMORY
More information