Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off

Size: px
Start display at page:

Download "Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off"

Transcription

1 Crossbar Crossbar - example Simple space-division switch Crosspoints can be turned on or off i n p u t s sessions: (,) (,) (,) (,) outputs Crossbar Advantages: simple to implement simple control flexible Drawback: again, limited scale number of crosspoints, N large VLSI layout area vulnerable to single faults Bottleneck: number of pins! Need log n pins for each input port to encode output port Bottom line: good for small N (hundreds) Combination: Time-space switching Precede each input link in a crossbar with a TSI Delay samples so that they arrive at the right time for the space division switch s schedule mux mux demux demux Crosspoints: (not 6) memory speed : (not )

2 Time-Space: Example Need a schedule! Desired permutation: (,,,) mux mux Internal speed = twice link speed demux demux time time Definition of the problem. Input: a permutation σ of [n] σ(i) = j means input port i goes to output j Size of crossbar, s s Implied: Each crossbar line handles m calls, where m=n/s Output: A schedule of length t m realizing σ For each crossbar input line: order to place samples For each time step : what permutation to realize at crossbar 5 6 Finding a schedule Some Graph Theory Goal: Minimize length of schedule Model by a routing graph a node for each crossbar input, a node for each crossbar output an edge connects nodes a,b if there s a call from a to b Need to find good edge coloring (,), (,), (,), (,) Edge coloring: Assignment of colors to edges, so that no incident edges have the same color. Note: always #colors max degree. Bipartite graph: two sets of nodes, edges only between sets (not inside a set). G=(A,B,E), where E A B. Theorem: a graph is bipartite iff all its cycles have even length. A B 7 8

3 König s Theorem [96] The edges of any bipartite graph with maximal degree Δ can be colored in Δ colors. Proof: By an algorithm.. Pick an edge from some node of degree Δ.. If leading to an unvisited node of degree Δ, continue.. When stopped: remove path edges number,,5... Repeat until done max degree Δ-, apply induction Analysis: Step is well defined because all cycles are of even length (bipartite graph) After Step, all nodes on the path get degrees < Δ. Corollary Can find optimal schedule! Because length of schedule at least number of inputs per crossbar input Computation is a bit time consuming But needs to be done only at setup time. 9 0 General Space division Goal: extend the benefits of crossbars by better topology design Graph representation: Nodes for inputs, outputs, and internal switches Edges for links between them Routing: edge disjoint paths Cost: number of crosspoints VLSI Layout area Multistage switch In a crossbar, in each step, only one crosspoint may be active in each row or column: call goes through a single crosspoint (internal switch) Multistage switch basic idea: Allow calls to go through more than one internal switch

4 Example Clos networks: (N,n,k) 5 sessions: (,) (,6) (,) (,) (5,) (6,5) 5 N N switch, three layers (stages): Layers,: N/n sub-switches, each subswitch is n k Layer : k subswitches, each is N/n N/n Each layer subswitch is connected to all layer and switches # crosspoints: (0,0,) Clos Network 6 6 Stage : switches Stage : switches Stage : switches This is less than N for Clos Networks Can suffer internal blocking, e.g., if k < n because total width of nd stage is k N/n. Types of non-blocking: Strict sense: can find a route from a free input to a free output without changing existing routes Rearrangable: can route any set of pairs (destroying existing state) Example New call from input 6 to output x x x x x x x x x x x N=8 n= k= 5 6

5 Clos Theorem [95] Blocking Example Clos network is strict-sense nonblocking iff k n. Proof: If k n-: Consider a call from subswitch a in stage to sub-switch b in stage. # current calls at a and b (n-), hence exists a free stage- sub-switch to connect a, b. If k < n-: From a sub-switch a in stage, connect to n different stage- sub-switches. Must use n different level sub-switches. Then can t connect from a stage sub-switch b to all layer sub-switches. 7 n k (N/n) (N/n) k n N=6 n= k= 8 Rearrangeable Clos networks Recursive construction: Benes Theorem [Slepian,Duguid]: Clos (N, n, k) is rearrangeably non-blocking iff k n. Proof: If rearrangable then k n since layer can connect only kn/n different calls. To show sufficiency, build a bipartite routing graph: Nodes: layer and layer switches Edges: calls (input node output node) max degree n, so by König s Theorem, can color edges in n colors. Assign nd stage switch to each color (coloring = routing!) Since k n, we re done. 9 Recursive construction: first and last stage N/ crossbars, middle stage N/ N/ recursive switch #crosspoints: 0

6 6 6 Benes network Greedy permutation routing Benes network (back-to-back Butterfly) #stages: log N #cross points :Nlog N N Sufficient to choose whether to go up or down at each intermediate node (solve for the upper and lower subswitches recursively). Idea: go back and forth, alternating up and down. Start from input i, choose up. Get to its output o. From o, go back, choosing down (up is taken!) Continue until completing a cycle, and then start with remainder. Example ( ) I Recursive strictly non-blocking Clos Networks #crosspoints: if k = n, choose n = (N/) /, get cost of O(N / ) points. Recursive construction: first and last stage N / subswitches, each N / N / ; middle stage N / subswitches of size N / N / I level 0 switches level r switches 7 8

7 Strict-sense Non-blocking: Better constructions Cantor Networks log N copies of Benes network Network size N log N Sorting networks self routing Batcher network: ½ log N comparators AKS network: ~6000 log N comparators Fabrics: Summary Rearrangably non-blocking networks can be constructed in O(N log N) crosspoints. Strictly non-blocking networks can be constructed in O(N log N) crosspoints (Cantor, Batcher-Banyan) Theoretical construction: O(N log N) crosspoints for strictly non-blocking. Non-practical due to large hidden constants (based on AKS sorting network) 9 0 Next: Switch Scheduling Saw: how to deal with a single permutation Problem: How to deal with many- demand? Buffering and scheduling strategies General traffic model Scheduling of a congested link Switch model NxN switch Cell a packet (For simplicity - all packets are in the same size). All line rate (of input and output) are the same. Time slot arrival time between Cells (indicator of the line rate).

8 Input Queuing Head of Line (HOL) Blocking fabric When first packet can t move, all packets behind it are stuck even if their destination is free! Approximate calculation: suppose destinations are random. Then Fabric implements partial permutation Packets wait in input buffers for fabric Can show: 58.6% Output queuing Fabric takes a packet from each input in each line clock Possibly more than one packet to an output port Packets wait for their link in output buffers fabric 5 6

9 Output queuing No HOL blocking best possible throughput Blocking only depends arrival pattern Can implement different queuing disciplines But: fabric must run N times faster than inputs Virtual output queuing In each input port: a queue for each output port (N queues overall) Can get 00% utilization on traffic with random destinations Requires scheduling! fabric Buffer control Buffer control fabric 7 Buffer control 8 Combined Input Output Queuing (CIOQ) Switch Input Output Virtual Output Queuing Input N fabric Output N 9 0

10 Combined Input Output Queuing (CIOQ) Switch Queues both in the input and in the output. For speedup of < S < N buffering is required in both inputs and outputs. Can get full emulation of output-queued switch. Mimic OQ with CIOQ switch We ll see that: A CIOQ switch with a speedup of can behave identically to any OQ switch. Problem definition Find the smallest speedup and the appropriate scheduling algorithm that: Allows CIOQ to exactly mimic OQ, for any input pattern, and any output queue policy Independent of switch size. Exactly mimic means that under identical input the departure time of every cell from both switches is identical. Scheduling Framework Each time slot is broken into phases:. Arrival Phase.. First scheduling phase.. Departure phase.. Second scheduling phase. Scheduling phase: algorithm chooses a set of cells that to send to output ports We use the stable marriage algorithm.

11 The stable marriage problem n boys {b B}, n girls {g G}. Each girl g ranks all n boys r g (b)=n for b most preferred by g, n- to second-to-best,..., r g (b)= for b least preferred by g. Same for boys: r b (g). A matching (n marriages) is stable if there is no unmarried pair, who both prefer each other to their spouses. Example B: prefers G,G,G B: prefers G,G,G B: prefers G,G,G G: prefers B,B,B G: prefers B,B,B G: prefers B,B,B Matching: B-G, B-G, B-G Stable? No! B prefers G to G, and G prefers B to B Matching B-G, B-G, B-G is stable. Why? 5 6 Stable marriage algorithm Definitions: M: partial matching B M,G M : boys, girls matched in M M(b)=g if (b,g) M, M(g)=b if (b,g) M. Stable marriage algorithm M:=Ø. Repeat Pick g G- G M (arbitrary). Find first b in g s list s.t. either: (i) b B M M := M {(b,g)}. (ii) b B M and r b (g) > r g (M(b)) M := M {(b,g)} {(b,m(b))} Until M =n. b is not matched yet b prefers g to his current match 7 8

12 Stable marriage algorithm Lemma : At all times, M is stable. If r g (b) > r g (M(g)) then b B M and r b (g) < r b (M(b)). Lemma : n iterations suffice. Given a partial matching M, define φ(m) increases by at least one unit in each iteration, and cannot exceed n. QED Input & output priority list Ports rank their counterparts by deadlines dictated by the emulated OQ switch: In an output port, most important is the input port holding the cell with the closest deadline. In an input port, most important is the output port to which most urgent cell is destined. Stable marriage property: If a cell is not matched in a scheduling phase, then one cell with higher priority (= closer deadline) was matched either to its input, or to its output Example A 5 Means: destination=a, deadline=5 Input Queues Output Queues A 5 A B X A A A A C A 6 Y B B A 7 B Z C C C Input X prefers B, then A, then C Output A prefers X, then Y, then Z Speedup is sufficient Theorem: The algorithm can emulate any OQ switch, under any arrival pattern. Proof Def: For a time slot t, L t (c) of cell c is # cells in its output with closer deadline, minus # cells preceding c in its input. Intuitively: how tight is the deadline of c. 5 5

13 Example Input Queues A 5 A B C A 6 A 7 B A 5 L(A ) = - = L(A 6) = - = X A A A A Y Z Means: destination=a, deadline=5 B C Output Queues B C C Proof (cont.) Lemma: For all t 0, L t+ (c) L t (c). Proof: In the worst case, L(c) can decrease by in a time slot: In the arrival phase, one cell may arrive at input; In the departure phase, one cell may leave output. But in each of the two scheduling phases: by stable marriage property, c not scheduled either #cells more urgent than c in its output increases by, or in its input is decreased by. QED 5 5 So? By Lemma, and since L 0 (c) 0, L t (c) 0 for all t. when a cell reaches its deadline (start of time slot), there s no one ahead of it in its input and its output, so Stable Marriage Algorithm will transfer it to output (if not already there) in first scheduling phase, And output queue will transmit it on departure phase. QED Practical Algorithms objective: find a maximal matching between input ports and output ports Note: maximal maximum! but maximal ½ maximum (why?) 55 56

14 Practical Algorithm: PIM Parallel Iterative Matching. Each input sends REQUEST to all outputs it needs. Each output selects randomly one of the requesting inputs, send GRANT. Each input selects randomly one of the granting outputs, sends ACCEPT O(log n) iterations guarantee maximal matching with high probability! 57 # # Parallel Iterative Matching Requests Random Selection Grant Random Selection Accept/Match 58 islip Round-Robin Selection Round-Robin Selection islip Properties # # Requests Grant Accept/Match 59 Random under low load TDM under high load Lowest priority to most recently matched iteration: fair to outputs At most N iterations until request granted Implementation: N priority encoders Up to 00% throughput for uniform traffic 60

15 Summary Implication: Speedup is enough! But computational cost of algorithm is too high. In practice, maximal matchings are good enough, with moderate speedup (-). Maximal matching: a matching that cannot be extended. Size: at least half of maximum. Can be computed in linear time Can be approximated distributively (random, islip) 6

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Deng Pan Dept. of Electrical & Computer Engineering Florida International University Miami, Florida 33174, USA pand@fiu.edu Yuanyuan

More information

Switch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2006.

Switch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2006. Switch Fabrics Switching Technology S38.3165 http://www.netlab.hut.fi/opetus/s383165 L4-1 Switch fabrics Basic concepts Time and space switching Two stage switches Three stage switches Cost criteria Multi-stage

More information

Switch Fabrics. Switching Technology S Recursive factoring of a strict-sense non-blocking network

Switch Fabrics. Switching Technology S Recursive factoring of a strict-sense non-blocking network Switch Fabrics Switching Technology S38.65 http://www.netlab.hut.fi/opetus/s3865 5 - Recursive factoring of a strict-sense non-blocking network A strict-sense non-blocking network can be constructed recursively,

More information

IV. PACKET SWITCH ARCHITECTURES

IV. PACKET SWITCH ARCHITECTURES IV. PACKET SWITCH ARCHITECTURES (a) General Concept - as packet arrives at switch, destination (and possibly source) field in packet header is used as index into routing tables specifying next switch in

More information

Packet Switch Architectures Part 2

Packet Switch Architectures Part 2 Packet Switch Architectures Part Adopted from: Sigcomm 99 Tutorial, by Nick McKeown and Balaji Prabhakar, Stanford University Slides used with permission from authors. 999-000. All rights reserved by authors.

More information

Scalable Schedulers for High-Performance Switches

Scalable Schedulers for High-Performance Switches Scalable Schedulers for High-Performance Switches Chuanjun Li and S Q Zheng Mei Yang Department of Computer Science Department of Computer Science University of Texas at Dallas Columbus State University

More information

Sample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design

Sample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design outer Design outers in a Network Overview of Generic outer Architecture Input-d Switches (outers) IP Look-up Algorithms Packet Classification Algorithms Sample outers and Switches Cisco 46 outer up to

More information

Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14

Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14 Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14 Abstract -- Most high performance routers today use combined input and output queueing (CIOQ). The CIOQ router is also

More information

Switching CHAPTER 8. Solutions to Review Questions and Exercises. Review Questions

Switching CHAPTER 8. Solutions to Review Questions and Exercises. Review Questions CHAPTER 8 Switching Solutions to Review Questions and Exercises Review Questions 1. Switching provides a practical solution to the problem of connecting multiple devices in a network. It is more practical

More information

An O(log 2 N) parallel algorithm for output queuing

An O(log 2 N) parallel algorithm for output queuing An O(log 2 ) parallel algorithm for output queuing Amit Prakash Sadia Sharif Adnan Aziz Department of Electrical and Computer Engineering The University of Texas at Austin {prakash, sharif, adnan}@ece.utexas.edu

More information

ECE 697J Advanced Topics in Computer Networks

ECE 697J Advanced Topics in Computer Networks ECE 697J Advanced Topics in Computer Networks Switching Fabrics 10/02/03 Tilman Wolf 1 Router Data Path Last class: Single CPU is not fast enough for processing packets Multiple advanced processors in

More information

Routers with a Single Stage of Buffering *

Routers with a Single Stage of Buffering * Routers with a Single Stage of Buffering * Sundar Iyer, Rui Zhang, Nick McKeown Computer Systems Laboratory, Stanford University, Ph: (650)-725 9077, Fax: (650)-725 6949 Stanford, CA 94305-9030 {sundaes,

More information

CS 552 Computer Networks

CS 552 Computer Networks CS 55 Computer Networks IP forwarding Fall 00 Rich Martin (Slides from D. Culler and N. McKeown) Position Paper Goals: Practice writing to convince others Research an interesting topic related to networking.

More information

BROADBAND AND HIGH SPEED NETWORKS

BROADBAND AND HIGH SPEED NETWORKS BROADBAND AND HIGH SPEED NETWORKS ATM SWITCHING ATM is a connection-oriented transport concept An end-to-end connection (virtual channel) established prior to transfer of cells Signaling used for connection

More information

Switching. An Engineering Approach to Computer Networking

Switching. An Engineering Approach to Computer Networking Switching An Engineering Approach to Computer Networking What is it all about? How do we move traffic from one part of the network to another? Connect end-systems to switches, and switches to each other

More information

Routers with a Single Stage of Buffering *

Routers with a Single Stage of Buffering * Routers with a Single Stage of Buffering * Sundar Iyer, Rui Zhang, Nick McKeown Computer Systems Laboratory, Stanford University, Ph: (650)-725 9077, Fax: (650)-725 6949 Stanford, CA 94305-9030 {sundaes,

More information

Basic Switch Organization

Basic Switch Organization NOC Routing 1 Basic Switch Organization 2 Basic Switch Organization Link Controller Used for coordinating the flow of messages across the physical link of two adjacent switches 3 Basic Switch Organization

More information

Router architectures: OQ and IQ switching

Router architectures: OQ and IQ switching Routers/switches architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etwork Design - The Internet is a mesh of routers core

More information

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1 Router/switch architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etworks Design and Management - The Internet is a mesh of

More information

Efficient Queuing Architecture for a Buffered Crossbar Switch

Efficient Queuing Architecture for a Buffered Crossbar Switch Proceedings of the 11th WSEAS International Conference on COMMUNICATIONS, Agios Nikolaos, Crete Island, Greece, July 26-28, 2007 95 Efficient Queuing Architecture for a Buffered Crossbar Switch MICHAEL

More information

Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches

Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches Rajendra V. Boppana Computer Science Division The Univ. of Texas at San Antonio San Antonio, TX 829- boppana@cs.utsa.edu C. S. Raghavendra

More information

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011)

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011) Int J Advanced Networking and Applications 1194 ISA-Independent Scheduling Algorithm for Buffered Crossbar Switch Dr Kannan Balasubramanian Department of Computer Science, Mepco Schlenk Engineering College,

More information

206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY The RGA arbitration can also start from the output side like in DRR [13] and

206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY The RGA arbitration can also start from the output side like in DRR [13] and 206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY 2008 Matching From the First Iteration: An Iterative Switching Algorithm for an Input Queued Switch Saad Mneimneh Abstract An iterative

More information

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues D.N. Serpanos and P.I. Antoniadis Department of Computer Science University of Crete Knossos Avenue

More information

Parallelism in Network Systems

Parallelism in Network Systems High Performance Switching Telecom Center Workshop: and outing Sept 4, 997. Parallelism in Network Systems Joint work with Sundar Iyer HP Labs, 0 th September, 00 Nick McKeown Professor of Electrical Engineering

More information

DISTRIBUTED EMBEDDED ARCHITECTURES

DISTRIBUTED EMBEDDED ARCHITECTURES DISTRIBUTED EMBEDDED ARCHITECTURES A distributed embedded system can be organized in many different ways, but its basic units are the Processing Elements (PE) and the network as illustrated in Figure.

More information

EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches

EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches High Performance Switching and Routing Telecom Center Workshop: Sept 4, 997. EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches Nick McKeown Professor of Electrical Engineering and Computer

More information

Lectures 8/9. 1 Overview. 2 Prelude:Routing on the Grid. 3 A couple of networks.

Lectures 8/9. 1 Overview. 2 Prelude:Routing on the Grid. 3 A couple of networks. U.C. Berkeley CS273: Parallel and Distributed Theory Lectures 8/9 Professor Satish Rao September 23,2010 Lecturer: Satish Rao Last revised October 23, 2010 Lectures 8/9 1 Overview We will give a couple

More information

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1

Switching Hardware. Spring 2015 CS 438 Staff, University of Illinois 1 Switching Hardware Spring 205 CS 438 Staff, University of Illinois Where are we? Understand Different ways to move through a network (forwarding) Read signs at each switch (datagram) Follow a known path

More information

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including Router Architectures By the end of this lecture, you should be able to. Explain the different generations of router architectures Describe the route lookup process Explain the operation of PATRICIA algorithm

More information

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput IEEE/ACM TRANSACTIONS ON NETWORKING, VOL 11, NO 3, JUNE 2003 465 Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput Marco Ajmone Marsan, Fellow, IEEE, Andrea Bianco,

More information

The Arbitration Problem

The Arbitration Problem HighPerform Switchingand TelecomCenterWorkshop:Sep outing ance t4, 97. EE84Y: Packet Switch Architectures Part II Load-balanced Switches ick McKeown Professor of Electrical Engineering and Computer Science,

More information

Switching Using Parallel Input Output Queued Switches With No Speedup

Switching Using Parallel Input Output Queued Switches With No Speedup IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 10, NO. 5, OCTOBER 2002 653 Switching Using Parallel Input Output Queued Switches With No Speedup Saad Mneimneh, Vishal Sharma, Senior Member, IEEE, and Kai-Yeung

More information

Chapter 7. Network Flow. Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved.

Chapter 7. Network Flow. Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved. Chapter 7 Network Flow Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved. 1 * 7.13 Assignment Problem Assignment Problem Assignment problem. Input: weighted, complete bipartite

More information

Chapter 8 Switching 8.1

Chapter 8 Switching 8.1 Chapter 8 Switching 8.1 8.2 Figure 8.1 Switched network 8.3 Figure 8.2 Taxonomy of switched networks 8-1 CIRCUIT-SWITCHED NETWORKS 8.4 A circuit-switched network consists of a set of switches connected

More information

Space-division switch fabrics. Copyright 2003, Tim Moors

Space-division switch fabrics. Copyright 2003, Tim Moors 1 Space-division switch fabrics 2 Outline: Space-division switches Single-stage Crossbar, Knockout Staged switches: Multiple switching elements between input and output Networks of basic elements Clos

More information

Module 17: "Interconnection Networks" Lecture 37: "Introduction to Routers" Interconnection Networks. Fundamentals. Latency and bandwidth

Module 17: Interconnection Networks Lecture 37: Introduction to Routers Interconnection Networks. Fundamentals. Latency and bandwidth Interconnection Networks Fundamentals Latency and bandwidth Router architecture Coherence protocol and routing [From Chapter 10 of Culler, Singh, Gupta] file:///e /parallel_com_arch/lecture37/37_1.htm[6/13/2012

More information

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router Scheduling algorithms Scheduling Andrea Bianco Telecommunication Network Group firstname.lastname@polito.it http://www.telematica.polito.it/ Scheduling: choose a packet to transmit over a link among all

More information

Analyzing CIOQ Routers with Localized Memories

Analyzing CIOQ Routers with Localized Memories Chapter 4: Analyzing CIOQ Routers with Localized Memories Feb 2008, Bombay, India Contents 4.1 Introduction... 89 4.1.1 A Note to the Reader... 92 4.1.2 Methodology... 92 4.2 Architecture of a Crossbar-based

More information

Direct Routing: Algorithms and Complexity

Direct Routing: Algorithms and Complexity Direct Routing: Algorithms and Complexity Costas Busch, RPI Malik Magdon-Ismail, RPI Marios Mavronicolas, Univ. Cyprus Paul Spirakis, Univ. Patras 1 Outline 1. Direct Routing. 2. Direct Routing is Hard.

More information

Switches, Routers and Networks

Switches, Routers and Networks Switches, Routers and Networks Muriel Medard EECS Overview Introduction Routing and switching: Switch fabrics : Basics of switching Blocking Interconnection examples Complexity Recursive constructions

More information

A Four-Terabit Single-Stage Packet Switch with Large. Round-Trip Time Support. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I.

A Four-Terabit Single-Stage Packet Switch with Large. Round-Trip Time Support. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. A Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. Iliadis IBM Research, Zurich Research Laboratory, CH-8803 Ruschlikon, Switzerland

More information

Introduction to ATM Technology

Introduction to ATM Technology Introduction to ATM Technology ATM Switch Design Switching network (N x N) Switching network (N x N) SP CP SP CP Presentation Outline Generic Switch Architecture Specific examples Shared Buffer Switch

More information

Lecture 14: M/G/1 Queueing System with Priority

Lecture 14: M/G/1 Queueing System with Priority Lecture 14: M/G/1 Queueing System with Priority Dr. Mohammed Hawa Electrical Engineering Department University of Jordan EE723: Telephony. Priority Queueing Systems Until the moment, we assumed identical

More information

048866: Packet Switch Architectures

048866: Packet Switch Architectures 048866: Packet Switch Architectures Output-Queued Switches Deterministic Queueing Analysis Fairness and Delay Guarantees Dr. Isaac Keslassy Electrical Engineering, Technion isaac@ee.technion.ac.il http://comnet.technion.ac.il/~isaac/

More information

Analyzing Parallel Routers with Slower Memories

Analyzing Parallel Routers with Slower Memories Chapter 6: Analyzing Parallel Routers with Slower Memories Mar 2008, Berkeley, CA Contents 6.1 Introduction...143 6.1.1 Why Do We Need a New Technique to Build High-Speed Routers that Give Deterministic

More information

Homework Assignment #1: Topology Kelly Shaw

Homework Assignment #1: Topology Kelly Shaw EE482 Advanced Computer Organization Spring 2001 Professor W. J. Dally Homework Assignment #1: Topology Kelly Shaw As we have not discussed routing or flow control yet, throughout this problem set assume

More information

Dynamic Scheduling Algorithm for input-queued crossbar switches

Dynamic Scheduling Algorithm for input-queued crossbar switches Dynamic Scheduling Algorithm for input-queued crossbar switches Mihir V. Shah, Mehul C. Patel, Dinesh J. Sharma, Ajay I. Trivedi Abstract Crossbars are main components of communication switches used to

More information

5.2 Switching Fabric Topologies

5.2 Switching Fabric Topologies 5. Switching abric Topologies enes abrics recursive construction rearrangeably non-blocking (probably the lowest cost such) proof under circuit switching with switches anyan abrics one half of a enes internal

More information

EE 122: Router Design

EE 122: Router Design Routers EE 22: Router Design Kevin Lai September 25, 2002.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which packets depart - Some form of interconnect

More information

Unit 2 Packet Switching Networks - II

Unit 2 Packet Switching Networks - II Unit 2 Packet Switching Networks - II Dijkstra Algorithm: Finding shortest path Algorithm for finding shortest paths N: set of nodes for which shortest path already found Initialization: (Start with source

More information

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,

More information

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004 Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004 Presentation Outline Motivation Avi s Black Box Black Box: Load Balance Switch Conclusion

More information

The Bounded Edge Coloring Problem and Offline Crossbar Scheduling

The Bounded Edge Coloring Problem and Offline Crossbar Scheduling The Bounded Edge Coloring Problem and Offline Crossbar Scheduling Jonathan Turner WUCSE-05-07 Abstract This paper introduces a variant of the classical edge coloring problem in graphs that can be applied

More information

Interconnection Networks: Topology. Prof. Natalie Enright Jerger

Interconnection Networks: Topology. Prof. Natalie Enright Jerger Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design

More information

PERFECT MATCHING THE CENTRALIZED DEPLOYMENT MOBILE SENSORS THE PROBLEM SECOND PART: WIRELESS NETWORKS 2.B. SENSOR NETWORKS OF MOBILE SENSORS

PERFECT MATCHING THE CENTRALIZED DEPLOYMENT MOBILE SENSORS THE PROBLEM SECOND PART: WIRELESS NETWORKS 2.B. SENSOR NETWORKS OF MOBILE SENSORS SECOND PART: WIRELESS NETWORKS.B. SENSOR NETWORKS THE CENTRALIZED DEPLOYMENT OF MOBILE SENSORS I.E. THE MINIMUM WEIGHT PERFECT MATCHING ON BIPARTITE GRAPHS Prof. Tiziana Calamoneri Network Algorithms A.y.

More information

Chapter 3. Graphs CLRS Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved.

Chapter 3. Graphs CLRS Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved. Chapter 3 Graphs CLRS 12-13 Slides by Kevin Wayne. Copyright 2005 Pearson-Addison Wesley. All rights reserved. 25 3.4 Testing Bipartiteness Bipartite Graphs Def. An undirected graph G = (V, E) is bipartite

More information

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.

More information

The Network Layer and Routers

The Network Layer and Routers The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in

More information

High Performance Computing Programming Paradigms and Scalability

High Performance Computing Programming Paradigms and Scalability High Performance Computing Programming Paradigms and Scalability PD Dr. rer. nat. habil. Ralf Peter Mundani Computation in Engineering / BGU Scientific Computing in Computer Science / INF Summer Term 208

More information

Topic 4a Router Operation and Scheduling. Ch4: Network Layer: The Data Plane. Computer Networking: A Top Down Approach

Topic 4a Router Operation and Scheduling. Ch4: Network Layer: The Data Plane. Computer Networking: A Top Down Approach Topic 4a Router Operation and Scheduling Ch4: Network Layer: The Data Plane Computer Networking: A Top Down Approach 7 th edition Jim Kurose, Keith Ross Pearson/Addison Wesley April 2016 4-1 Chapter 4:

More information

Scheduling Algorithms to Minimize Session Delays

Scheduling Algorithms to Minimize Session Delays Scheduling Algorithms to Minimize Session Delays Nandita Dukkipati and David Gutierrez A Motivation I INTRODUCTION TCP flows constitute the majority of the traffic volume in the Internet today Most of

More information

CS-534 Packet Switch Architecture

CS-534 Packet Switch Architecture CS-534 Packet Switch Architecture The Hardware Architect s Perspective on High-Speed Networking and Interconnects Manolis Katevenis University of Crete and FORTH, Greece http://archvlsi.ics.forth.gr/~kateveni/534

More information

Parallel Packet Copies for Multicast

Parallel Packet Copies for Multicast Do you really need multicast? At line rates? Less is More J Parallel Packet Copies for Multicast J.1 Introduction Multicasting is the process of simultaneously sending the same data to multiple destinations

More information

1 Architectures of Internet Switches and Routers

1 Architectures of Internet Switches and Routers 1 Architectures of Internet Switches and Routers Xin Li, Lotfi Mhamdi, Jing Liu, Konghong Pun, and Mounir Hamdi The Hong-Kong University of Science & Technology. {lixin,lotfi,liujing, konghong,hamdi}@cs.ust.hk

More information

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,

More information

7. NETWORK FLOW III. assignment problem input-queued switching. Lecture slides by Kevin Wayne Copyright 2005 Pearson-Addison Wesley

7. NETWORK FLOW III. assignment problem input-queued switching. Lecture slides by Kevin Wayne Copyright 2005 Pearson-Addison Wesley 7. NETWORK FLOW III assignment problem input-queued switching Lecture slides by Kevin Wayne Copyright 5 Pearson-Addison Wesley http://www.cs.princeton.edu/~wayne/kleinberg-tardos Last updated on Apr 3,

More information

Literature Survey of nonblocking network topologies

Literature Survey of nonblocking network topologies Literature Survey of nonblocking network topologies S.UMARANI 1, S.PAVAI MADHESWARI 2, N.NAGARAJAN 3 Department of Computer Applications 1 Department of Computer Science and Engineering 2,3 Sakthi Mariamman

More information

1 Introduction

1 Introduction Published in IET Communications Received on 17th September 2009 Revised on 3rd February 2010 ISSN 1751-8628 Multicast and quality of service provisioning in parallel shared memory switches B. Matthews

More information

Induction Review. Graphs. EECS 310: Discrete Math Lecture 5 Graph Theory, Matching. Common Graphs. a set of edges or collection of two-elt subsets

Induction Review. Graphs. EECS 310: Discrete Math Lecture 5 Graph Theory, Matching. Common Graphs. a set of edges or collection of two-elt subsets EECS 310: Discrete Math Lecture 5 Graph Theory, Matching Reading: MIT OpenCourseWare 6.042 Chapter 5.1-5.2 Induction Review Basic Induction: Want to prove P (n). Prove base case P (1). Prove P (n) P (n+1)

More information

EE/CSCI 451: Parallel and Distributed Computation

EE/CSCI 451: Parallel and Distributed Computation EE/CSCI 451: Parallel and Distributed Computation Lecture #4 1/24/2018 Xuehai Qian xuehai.qian@usc.edu http://alchem.usc.edu/portal/xuehaiq.html University of Southern California 1 Announcements PA #1

More information

Design of a Tile-based High-Radix Switch with High Throughput

Design of a Tile-based High-Radix Switch with High Throughput 2011 2nd International Conference on Networking and Information Technology IPCSIT vol.17 (2011) (2011) IACSIT Press, Singapore Design of a Tile-based High-Radix Switch with High Throughput Wang Kefei 1,

More information

Problem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets.

Problem Formulation. Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Clock Routing Problem Formulation Specialized algorithms are required for clock (and power nets) due to strict specifications for routing such nets. Better to develop specialized routers for these nets.

More information

6 Distributed data management I Hashing

6 Distributed data management I Hashing 6 Distributed data management I Hashing There are two major approaches for the management of data in distributed systems: hashing and caching. The hashing approach tries to minimize the use of communication

More information

Advanced Algorithms Class Notes for Monday, October 23, 2012 Min Ye, Mingfu Shao, and Bernard Moret

Advanced Algorithms Class Notes for Monday, October 23, 2012 Min Ye, Mingfu Shao, and Bernard Moret Advanced Algorithms Class Notes for Monday, October 23, 2012 Min Ye, Mingfu Shao, and Bernard Moret Greedy Algorithms (continued) The best known application where the greedy algorithm is optimal is surely

More information

BROADBAND PACKET SWITCHING TECHNOLOGIES

BROADBAND PACKET SWITCHING TECHNOLOGIES BROADBAND PACKET SWITCHING TECHNOLOGIES A Practical Guide to ATM Switches and IP Routers H. JONATHAN CHAO CHEUK H. LAM EMI OKI A Wiley-lnterscience Publication JOHN WILEY & SONS, INC. New York / Chichester

More information

by conservation of flow, hence the cancelation. Similarly, we have

by conservation of flow, hence the cancelation. Similarly, we have Chapter 13: Network Flows and Applications Network: directed graph with source S and target T. Non-negative edge weights represent capacities. Assume no edges into S or out of T. (If necessary, we can

More information

Optical Packet Switching

Optical Packet Switching Optical Packet Switching DEISNet Gruppo Reti di Telecomunicazioni http://deisnet.deis.unibo.it WDM Optical Network Legacy Networks Edge Systems WDM Links λ 1 λ 2 λ 3 λ 4 Core Nodes 2 1 Wavelength Routing

More information

Queuing. Congestion Control and Resource Allocation. Resource Allocation Evaluation Criteria. Resource allocation Drop disciplines Queuing disciplines

Queuing. Congestion Control and Resource Allocation. Resource Allocation Evaluation Criteria. Resource allocation Drop disciplines Queuing disciplines Resource allocation Drop disciplines Queuing disciplines Queuing 1 Congestion Control and Resource Allocation Handle congestion if and when it happens TCP Congestion Control Allocate resources to avoid

More information

Work-Conserving Distributed Schedulers for Terabit Routers

Work-Conserving Distributed Schedulers for Terabit Routers Work-Conserving Distributed Schedulers for Terabit Routers Prashanth Pappu Washington University Computer Science and Engineering St. Louis, MO 633-4899 +-34-935-436 prashant@arl.wustl.edu Jonathan Turner

More information

Buffered Crossbar based Parallel Packet Switch

Buffered Crossbar based Parallel Packet Switch Buffered Crossbar based Parallel Packet Switch Zhuo Sun, Masoumeh Karimi, Deng Pan, Zhenyu Yang and Niki Pissinou Florida International University Email: {zsun3,mkari1, pand@fiu.edu, yangz@cis.fiu.edu,

More information

COMP/ELEC 429/556 Introduction to Computer Networks

COMP/ELEC 429/556 Introduction to Computer Networks COMP/ELEC 429/556 Introduction to Computer Networks Weighted Fair Queuing Some slides used with permissions from Edward W. Knightly, T. S. Eugene Ng, Ion Stoica, Hui Zhang T. S. Eugene Ng eugeneng at cs.rice.edu

More information

Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai

Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Routers.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which

More information

Module 7. Independent sets, coverings. and matchings. Contents

Module 7. Independent sets, coverings. and matchings. Contents Module 7 Independent sets, coverings Contents and matchings 7.1 Introduction.......................... 152 7.2 Independent sets and coverings: basic equations..... 152 7.3 Matchings in bipartite graphs................

More information

High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks

High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks High Performance Computing Programming Paradigms and Scalability Part 2: High-Performance Networks PD Dr. rer. nat. habil. Ralf-Peter Mundani Computation in Engineering (CiE) Scientific Computing (SCCS)

More information

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches Xike Li, Student Member, IEEE, Itamar Elhanany, Senior Member, IEEE* Abstract The distributed shared memory (DSM) packet switching

More information

On Achieving Throughput in an Input-Queued Switch

On Achieving Throughput in an Input-Queued Switch 858 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 11, NO. 5, OCTOBER 2003 On Achieving Throughput in an Input-Queued Switch Saad Mneimneh and Kai-Yeung Siu Abstract We establish some lower bounds on the speedup

More information

Lecture (08, 09) Routing in Switched Networks

Lecture (08, 09) Routing in Switched Networks Agenda Lecture (08, 09) Routing in Switched Networks Dr. Ahmed ElShafee Routing protocols Fixed Flooding Random Adaptive ARPANET Routing Strategies ١ Dr. Ahmed ElShafee, ACU Fall 2011, Networks I ٢ Dr.

More information

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 3,900 6,000 20M Open access books available International authors and editors Downloads Our authors

More information

A survey on core switch designs and algorithms

A survey on core switch designs and algorithms A survey on core switch designs and algorithms Dinil Mon Divakaran, Sébastien Soudan, Pascale Primet, Eitan Altman To cite this version: Dinil Mon Divakaran, Sébastien Soudan, Pascale Primet, Eitan Altman.

More information

Chapter 1. Introduction

Chapter 1. Introduction Chapter 1 Introduction In a packet-switched network, packets are buffered when they cannot be processed or transmitted at the rate they arrive. There are three main reasons that a router, with generic

More information

Networking hierarchy Internet architecture

Networking hierarchy Internet architecture Networking hierarchy Internet architecture Physical layer lasers, fibers, RF, antennas, modulation, demodulation Datalink layer Ethernet, SONET Network layer IP Transport layer TCP, UDP LANs (ACES building)

More information

Graph theory - solutions to problem set 1

Graph theory - solutions to problem set 1 Graph theory - solutions to problem set 1 1. (a) Is C n a subgraph of K n? Exercises (b) For what values of n and m is K n,n a subgraph of K m? (c) For what n is C n a subgraph of K n,n? (a) Yes! (you

More information

IN OUR APPROACH to packet-scheduling, the designer first

IN OUR APPROACH to packet-scheduling, the designer first 1374 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 14, NO. 6, DECEMBER 2006 Approximating Fluid Schedules in Crossbar Packet-Switches and Banyan Networks Michael Rosenblum, Member, IEEE, Constantine Caramanis,

More information

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks X. Yuan, R. Melhem and R. Gupta Department of Computer Science University of Pittsburgh Pittsburgh, PA 156 fxyuan,

More information

SEQUENCES, MATHEMATICAL INDUCTION, AND RECURSION

SEQUENCES, MATHEMATICAL INDUCTION, AND RECURSION CHAPTER 5 SEQUENCES, MATHEMATICAL INDUCTION, AND RECURSION Copyright Cengage Learning. All rights reserved. SECTION 5.5 Application: Correctness of Algorithms Copyright Cengage Learning. All rights reserved.

More information

Approximation Algorithms

Approximation Algorithms Chapter 8 Approximation Algorithms Algorithm Theory WS 2016/17 Fabian Kuhn Approximation Algorithms Optimization appears everywhere in computer science We have seen many examples, e.g.: scheduling jobs

More information

A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding

A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding Oladele Theophilus Sule, Roberto Rojas-Cessa, Ziqian Dong, Chuan-Bi Lin, arxiv:8265v [csni] 3 Dec 28 Abstract We propose

More information

Dynamic Routing on Networks with Fixed-Size Buffers

Dynamic Routing on Networks with Fixed-Size Buffers 1 Dynamic Routing on Networks with Fixed-Size Buffers William Aiello Eyal Kushilevitz Rafail Ostrovsky Adi Rosén AT&T Labs Technion Telcordia Tech. Technion 2 Simple Packet Network Model directed graph

More information

Distributed Sorting. Chapter Array & Mesh

Distributed Sorting. Chapter Array & Mesh Chapter 9 Distributed Sorting Indeed, I believe that virtually every important aspect of programming arises somewhere in the context of sorting [and searching]! Donald E. Knuth, The Art of Computer Programming

More information