Realistic Storage of Pending Requests in Content-Centric Network Routers

Size: px
Start display at page:

Download "Realistic Storage of Pending Requests in Content-Centric Network Routers"

Transcription

1 Realistic Storage of Pedig Requests i Cotet-Cetric Network Routers Wei You, Bertrad Mathieu, Patrick Truog, Jea-Fraçois Peltier Orage Labs Laio, Frace {wei.you, bertrad2.mathieu, patrick.truog, jeafracois.peltier}@orage.com Gwedal Simo Telecom Bretage Brest, Frace gwedal.simo@telecom-bretage.eu Abstract Cotet-Cetric Networkig (CCN) is a ovel etwork paradigm, which aims at movig from the traditioal hostto-host etwork model to a cliet-to-cotet oe. This shift brigs may beefits but also leads a big challege o the hardware techologies for implemetig CCN odes. For example the Pedig Iterest Table, oe critical compoet i a CCN ode, is ivolved i every CCN message forwardig process, ad eeds to be updated every time a packet comes i. The implemetatio of this table requires a memory that is fast for short access time ad also large eough for storig the pedig Iterests. Ufortuately today s memory techologies caot meet these requiremets with the curret hash-based architecture. After highlightig this limitatio, we preset a distributed PIT architecture which is based o the Bloom filter structure. The evaluatios validate that our solutio ca reduce the PIT table size ad support higher packet arrival rate. Our solutio allows to implemet this compoet o today s fast memory like SRAM. Therefore this proposal ca improve the cotet fetchig performace ad improve the quality of cotet delivered i CCN etwork. I. INTRODUCTION The host-to-host commuicatio paradigm that has ruled the Iteret for 4 years is ow challeged by ew usages: people care more about which cotet or iformatio they are really iterested i, ad less o where the iformatio is. Cotet-Cetric Networkig (CCN) [6] proposes a ew etworkig paradigm based o a cliet-to-cotet model. I CCN, the etworkig targets are o loger the idetified hosts, but the amed cotets. Each cotet object is idetified by a uique ame, which is idepedet from its locatio. This promisig etworkig approach requires however revisitig the architecture of routers, which are called CCN odes. A CCN ode has a exteded set of features. It has to deal with the Iterest packets that are emitted by the ed-users requestig a cotet. Sice the same cotet ca be requested by may users, CCN odes have a cache ability (compoet amed Cotet Store i CCN). If the cotet is ot cached, the Iterest packet is forwarded to all the potetial cotet holders. The cotet respose (a.k.a Data packet) is set back to all the cliets havig expressed iterest for this cotet. Thus, a CCN ode cotais a Pedig Iterest Table (PIT), which maitais the list of received Iterests ad a Forwardig Iformatio Base (FIB), which is used to forward the icomig Iterest packets. The FIB table is similar to the FIB table i a traditioal IP etwork but the PIT is a ew cocept. Techology Access time (s) Cost ($/MB) Max. size SRAM (o-chip) Mbits SRAM (off-chip) Mbits RLDRAM Gb DRAM GB TABLE I CURRENT MEMORY TECHNOLOGY [8] Today s hardware, especially memory chips, do ot eable the developmet of all features of CCN odes. If we look at memory techologies i Tab I, we observe that the chips with the shorter access time have small storage, while the chips that ca offer a larger space do ot have a fast access time. These limitatios, which were highlighted i [8], call for the developmet of ew techiques i order to fit ext-geeratio etworkig proposal ito today s memory techologies. I this paper we focus o the PIT table, which has ot received much research attetio so far. Previous works have maily focused o the Cotet Store [2, 7] or o memory architecture for efficiet FIB forwardig processes [5]. The PIT eeds to memorize every differet icomig Iterest, ad to remove the Iterest etry whe the associated cotet comes back. Sice almost every icomig message could lead to a update process i this table, the PIT should be built o a fast memory chip. O the other had, the PIT should have a large storig capacity because the legth of CCN cotet ame is at least as large as the legth of a IPv6 address We show i III that curret PIT implemetatio, which is based o a hash-table, caot fit with today s memory techologies. We preset i IV the ew PIT implemetatio that we have itroduced i [1]. This proposal is called DiPIT as it is based o a Distributed PIT table. I V, we aalyze the feasibility ad the scalability of DiPIT i terms of memory space cosumptio ad etworkig load aspect. Fially, we describe i VI the deploymet of DiPIT ito a hierarchical CCN etwork, the we make recommedatios for both the choice of a PIT implemetatio ad the memory techologies, based o the expected iterest rate i the etwork. II. PREAMBLE: MODELING PIT TABLE We provide i the followig a model for the CCN PIT table. We also itroduce the mai otatios that we used throughout this paper i Table II.

2 Parameters face λ i λ pit RT T CS hit τ iterest Nbr pitetry Meaig umber of iterfaces i the CCN ode Iterest packet arrival rate at the iterface i Iterest packet eterig rate to the PIT table average Data packet roud-trip time hit ratio of the Cotet Store ratio of Iterest packets for the same CotetName. It depeds o the traffic distributio umber of stored etries i the PIT table TABLE II CCN NODE MODELING PARAMETERS Cost i $ 6, 4, 2, hash= 24 bits hash= 32 bits hash= 64 bits average Iterest arrival rate i Mpcks storage limits Whe a Iterest arrives a CCN ode, it should first be checked i Cotet Store. This Iterest packet is the cosidered by the PIT table if o Data cached i the Cotet Store ca fulfill this request. Thus the Iterest eterig rate for the PIT is: λ pit = br λ i (1 CS hit ) The etries i PIT table are the cosumed by the Data packets, so the umber of etries is i average λ pit RT T. We also cosider redudat Iterest packet, thus we obtai that the actual umber of stored PIT etries is: Nbr pitetry = λ i (1 CS hit ) RT T τ iterest (1) III. ANALYSIS ON THE CENTRALIZED HASH TABLE The PIT table described i the semial CCN paper [6] is a cetralized hash table. This implemetatio is also chose by default i the ope-source release CCNx [1]. We aalyze i this Sectio the scalability of the hash-based CCN PIT table. I our evaluatio we cosider oly the two fastest memory techologies, the SRAM ad the RLDRAM. The SRAM could be built either o-chip or off-chip (Table I). The o-chip SRAM memory offers a faster access time however it is limited at 5 Mbits size. This size is too small for the PIT table, so SRAM refers to the off-chip SRAM i the rest of the paper. We highlight i Equatio (1) that the umber of PIT etries depeds o both CS hit ratio (CS hit ) ad traffic popularity distributio (τ iterest ). Both parameters do ot vary much for a give CCN ode, ad idepedet of the implemetatio desig of the PIT. To simplify the aalysis, we set CS hit = ad τ iterest = 1. A. Table size ad Cost Each etry i a hash table PIT cotais the key value of CotetName (of legth size key ) ad the icomig iterface idetifier iformatio (of legth size face id ). The estimated hash table size is the: Size hash = (size key + size face id ) λ i RT T (2) Cost i $ Fig. 1. Required SRAM memory cost vs. λ i access time limits Fig. 2. average Iterest arrival rate i Mpcks hash= 24 bits hash= 32 bits hash= 64 bits Required RLDRAM memory cost vs. λ i I our evaluatio, we suppose a router with face = 4 iterfaces. The parameter λ i rages from to 2 Millios of packets per secod (Mpcks). The average packet RTT is 8 ms as defied i [8]. I order to hash the cotet ames, we use three differet hash values: 24 bits, 32 bits ad 64 bits. I Figure 1 ad Figure 2 we preset the cost of implemetig a hash-based cetralized PIT table o a SRAM memory or o a RLDRAM memory, respectively. We ca see that i Figure 1, all the three curves stop at cost = $6,75, which refers to the maximum size of SRAM (25 MBytes). We highlight here that a SRAM is fast eough for the processig of packets, but it caot store the etries for high Iterest arrival rate. Eve for short hash value like 24 bits, the SRAM ca oly support up to 15 Mpcks packet arrival rate. The three curves i Figure 2 stop at λ = 66 Mpcks sice the RLDRAM caot process more packets per secod. If the size is o more a problem, RLDRAM is too slow for most CCN odes. To summarize this first evaluatio, oly SRAM with hash values lower to 32 bits ca meet both packet arrival rate ad memory size requiremets of a high-level CCN ode. B. Collisio ratio Short hash value legth eables the implemetatio of PIT with large storage of Iterests. But the shorter is the hash value legth, the more probable are collisios. A collisio i hash table occurs whe distict elemets are coded at the same etry of a hash table. The elemets that suffer from a collisio are stored i a liked list at the same hash etry, therefore a collisio does ot cause packet loss (except if the

3 1.8 Collisio ratio.6.4 hash= 16 bits.2 hash= 24 bits hash= 32 bits Fig. 3. average Iterest arrival rate i Mpcks Predicted collisio ratio of SRAM i fuctio of λ i memory is full), but iformatio retrieval is much loger. Here we evaluate the collisio rate for differet hash value legths. br i 2 size key, br Collisio = i > 2 size key br i br i 2 size key where br i = λ i RT T (3) We the evaluate the collisio ratio for hash value legths 16 bits, 24 bits ad 32 bits (sice we observed that higher values are ot possible). I Figure 3, both 16 bits ad 24 bits experiece collisios for small Iterest arrival rate. Moreover collisio ratios quickly reach their maximum level. Oly the 32 bits hash values preset low collisio rate util 2 Mpcks. C. Discussio Through both evaluatios i III-A ad III-B we observe that the selectio of the memory techology depeds o the packet arrival rate. For example, a RLDRAM with a 32 bits (or more) hash value ca support a edge router with a low packet arrival rate (e.g. less tha 66 Mpcks). However, for a bigger router (e.g., a core etwork router), the packet rate is geerally higher tha 66 Mpcks ad a SRAM with a 32 bits hash value is the oly optio. If the rate is higher tha 13 Mpcks, the hash table implemetatio has some critical limitatios because either SRAM or RLDRAM ca support both memory ad access time requiremets. Alterative solutios should be desiged. IV. DIPIT: A DISTRIBUTED BLOOM FILTER BASED PIT Sice access time of off-chip SRAM is ot the bottleeck, the key issue is the reductio of the table size. I a recet paper [1], we proposed a distributed CCN PIT table system, amely DiPIT. I this paper, we cosider DiPIT as a alterative PIT implemetatio. We give a brief descriptio of DiPIT hereafter. More details ca be foud i [1]. I DiPIT, the sigle cetralized PIT table is distributed o each router iterface. The distributed small PIT table associated to each iterface is amed a PITi. Each PITi is costructed with a coutig Bloom filter. Oe PITi is i charge Fig. 4. Duplicated Iterest comig through differet iterfaces of the icomig Iterest messages ad Data messages oly through the iterface it is related to. Whe a Iterest message arrives o a iterface, the message is checked i the related PITi. If there is already a etry for this Iterest, this packet is ot forwarded upstream. Otherwise, the Iterest message is coded i the coutig Bloom filter, ad forwarded upstream accordig to the FIB table. A icomig Data packet is checked with all PITi tables. The Data is forwarded through ay iterface whose PITi returs a positive verificatio result. The related footprits are the deleted from the coutig Bloom filters. The Bloom filter ca itroduce false positives. The false positive ratio ca be calculated as : fp = (1 e k m ) k where is the umber of iserted elemets, k the umber of hash fuctios, ad m the legth of the vector. I our case, is the product of the packet rate λ ad the RT T. I the desig of CCN, if oe ode receives multiple Iterests o the same cotet, oly the first oe is forwarded. Our DiPIT architecture ca avoid sedig the duplicated Iterest comig through the same iterface, but ot for those comig from other iterfaces, because every PITi is idepedet from each other. This leads to a extra etworkig load. However, such evet ca oly occur whe two Iterest packets arrive o distict iterfaces i a time frame of RTT (otherwise the secod Iterest packet would fid the Data i the Cotet Store). We aalyse ow this potetial limitatios. Let us suppose the worst case, i.e. several iterfaces receivig the same Iterest withi a Data roud-trip time. No matter how may iterfaces of the CCN ode receive ad forward the same Iterest, the impact o the whole etwork is oly withi oe hop. The case is illustrated i Figure 4. The arrows deote Iterest packet propagatio. Node A receives the same Iterest several times from its differet iterfaces. Accordig to its FIB table, all these Iterests will be forwarded to ode B. For ode B, all these Iterests come from the lik betwee B ad A via the same iterface. Thus oly the first icomig Iterest is further forwarded to the ext hop C. The other Iterests are blocked by the PITi tables because they arise a positive matchig i the Bloom filter. V. EVALUATIONS OF THE DISTRIBUTED PIT We ow evaluate the cost ad performace aspects of DiPIT. We also evaluate whether DiPIT with acceptable false positive ratio ca allow the SRAM techologies to meet both memory ad access time requiremets. This aalysis has ot bee preseted i [1]. (4)

4 Cost i $ fp= 1% fp= 1% fp=.1% fp=.1% fp=.1% hash= 32bits average Iterest arrival rate i Mpcks memory space i MBytes (log 1 ) PITi k = PITi k = 7 PITi k = 11 hash 32bits probability of false positives (log 1 ) Fig. 5. PITi Required memory size vs. λ i Fig. 6. Required memory size vs. false positive A. Table size ad cost The DiPIT table size depeds o the legth of the Bloom filter ad the umber of iterfaces face. The legth of a Bloom filter m ca be calculated from the acceptable false positive fp, the umber of applied hash fuctios k, ad the umber of iserted elemets. From Equatio (4), we have k m = log(1 fp 1 k ) Each required memory size for a coutig Bloom filter is the product of the vector legth ad the couter size. We deote the couter size as Couter. Thus the estimated memory size of the etire DiPIT system is: Size = Couter λ i RT T k log(1 fp k ) To evaluate the performace of DiPIT, we cosider the followig settigs. We use SRAM because RDLRAM does ot support high packet arrival rate. Agai λ i rages from to 2, RT T = 8 ms, ad the CCN ode has four iterfaces. We give 2 bits for each couter. Sice today s Iteret services ted to tolerate a packet loss rate of 1% at least, we thus set our acceptable false positive i the rage from.1% (which is actually very low) to 1%. I most previous works, the acceptable false positive probability is comprised betwee.1% ad 1% [3, 4, 9, 11]. I Figure 5, we preset the cost for DiPIT ad differet acceptable false positive parameters. To ease the compariso to hash-table based solutios, we also show the cost for a hash table with 32 bits hash value (the oly oe that is acceptable accordig to our aalyse). Out of all DiPIT solutios, the oly oe that a bigger cost is whe the acceptable false positive rate is.1%. Moreover, DiPIT ca tolerate larger packet arrival rates. The DiPIT solutio ca overcome the SRAM memory space limitatio because the whole PIT table is ow distributed to each iterface ad each PITi table ca be idepedetly built o a SRAM chip. Thus eve if the size of the overall PIT is above the 25 MBytes limitatio, the size of each PITi is smaller tha the maximum memory size. (5) B. Table size ad false positive The acceptable false positive ratio is a key parameter of the DiPIT system because the memory size derives from the false positive ratio i Equatio (5). I the evaluatio we aalyse the impact of false positive o the table size. We fix the average Iterest arrival rate at 1 Mpcks ad the Data RTT as 8 ms. I Figure 6 the variable k is the umber of hash fuctios used i DiPIT. The required memory space is calculated accordig to differet false positive ad hash fuctios umber. We ca see that the 32 bits hash table overcomes the DiPIT whe the acceptable false positive is lesser tha.3% (k = 5, 3.5 o the x-axis) or.3% (k = 11, 4.5 o the x-axis). C. Extra Data traffic load Because a PITi produces a false positive, some Data might be set out although o Iterest matches. Here we aalyse the geerated extra etworkig load. Let us suppose a CCN ode with face iterfaces receives br data. We deote by fp j i the false positive ratio of the iterface i at the ode j. We set N hop as the umber of times the false Data ca be forwarded. The sum of the false Data packets that are set out by oe ode impacts the N hop etworkig lik such as: Number data = N hop (br data j=1 1=1 fp j i ) (6) We fix the average Data arrival rate at 1 Mpcks ad the Data RTT as 8 ms. The acceptable false positive is 1%,.1% ad.1%. From Figure 7 we ca see that after the secod hop, the extra traffic is early zero. I fact, oe ode ca geerate some extra Data packets but this extra traffic is stopped at the ext hops because the probability several (eve oly 2) odes produce the same mistake is very low. D. Discussio These three evaluatios prove that the DiPIT ca overcome the limitatios of fast memory chips. Whe the packet arrival rate exceeds 13 Mpcks, oly the distributed system ca allow SRAM techologies to be used for PIT. The trade-off is the false positive. DiPIT is especially the solutio for high-level etworkig routers (like a core router or the peerig router) that have a higher packet arrival rate. Ad sice DiPIT requires

5 umber of extra Data packets fp= 1% fp=.1% fp=.1% Fig umber of hops Extra Data packet load decreased durig propagatig Fig. 8. A hierarchical etworkig topology less memory tha a hash table, DiPIT ca also be cosidered for CCN odes with smaller packet rate arrival (if this ode is ot too sesitive to false positive effects). I Bloom-filter based PIT system more hash fuctios ca reduce the filter size (Figure 6). If we seek a faster performace ad we are less sesitive to the cost, we ca use less hash fuctios (as k = 3 or 5) ad larger filter i order to reach a targeted acceptable false positive. O the cotrary, if we wat to limit the cost, we ca implemet more hash fuctios (as k = 7 or 11) i order to reduce the memory space. VI. CASE STUDY: HIERARCHICAL NETWORK We ow preset a case study o a hierarchical etwork. We especially idetify the coditios uder which a traditioal hash table ca be implemeted ad we show that DiPIT ca sigificatly expad the applicability of CCN i etworks with today s memory techologies. distributed PIT size for a edge server is: Size 1 = 2 4 (1 CS 1 ) τ iterest λ i 1 6 (2 d + D) 1 3 k 1 log(1 fp k1 1 ) The core router I receives the Iterest packets from four edge routers, so it has a higher iput packet rate (whe the Cotet Store has a realistic hit ratio). The Iterest arrival rate at each iterface is equal to the Iterest leavig rate at the edge router up-streamig iterface. Thus the overall distributed PIT size for the core router is: Size I = 2 4 (1 CS 1 ) (1 CS I )(τ iterest ) 2 λ i 1 6 (d + D) 1 3 k I log(1 fp k I I ) We ca similarly derive the overall DiPIT size for the root as: (7) (8) A. Aalysis We cosider a three level hierarchical topology, illustrated i Figure 8. We deote the peerig router as root. The root is coected with four core routers, which are deoted as I, II, III ad IV. Each core router is coected to four edge routers, oted as 1, 2, 3, 4. The set of ed-users which is coected to a edge router is oted as A, B,..., E. Each set of ed-users geerates Iterest packets with λ i Mpcks. Each iteral lik has a d ms delay. The root has D ms delay with outside etwork. The acceptable false positive for the root, the core router ad the edge routers are deoted fp root, fp I, ad fp 1 respectively. The umber of hash fuctios for the Bloom filter are k root, k I ad k 1 respectively. The Cotet Store hit ratio for each level router is CS root, CS I ad CS 1 respectively. The ratio of idetical Iterest packets amog the traffic is τ iterest %. The edge router 1 receives the Iterest messages from four iterfaces at a rate λ i Mpcks. The RTT for each iterface is 2 d + D ms. We suppose that τ iterest are idetical for the traffic of every iterface ad every router. Thus the overall Size root = 2 4 (1 CS 1 ) (1 CS I ) (1 CS root ) B. Settigs (τ iterest ) 3 λ i 1 6 D 1 3 k root log(1 fp kroot root ) We ow build the evaluatio system. We cosider that edge router receives Iterest packets from four set of termials at rate 1 Mpcks ad τ iterest % = 95%. The trasmissio time o each iteral lik is 2 ms, so RT T is smaller or equal to 8 ms. We do ot cosider Cotet Store cachig because our mai motivatio is to idetify the right techologies for PIT, so the impact of CS hit = is idetical o every techology. Sice we showed that false positive has ot a sigificat impact o the whole etwork, we set a relatively high acceptable false positive ratio for the root router (1%) while we use.1% for the edge ad core routers. Fially, we used 7 hash fuctios for the edge routers, because the packet rate is ot high. O the cotrary, core routers ad root routers eed faster performace, thus we use 5 ad 3 hash fuctio for them, respectively. (9)

6 λ i edge routers core routers root routers is the oly optio util λ i = 14 Mpcks. Recommedatios for core ad root routershave to be read the same way. Figure 9 highlights the mai cotributio of this paper: we provide a way to let a operator make choices for the deploymet of a CCN etwork. Cosider for example a operator with icomig traffic at 15 Mpcks, ad the requiremet to limit the false positive for the edge, core routers, ad root router at.2%,.2%, ad.2% respectively. The right choice for the edge routers is DiPIT+RLDRAM, for the core routers is Hash+RLDRAM ad for the root router is DiPIT+SRAM Fig. 9. fp.1% fp.3% fp.15% fp.1% fp.3% fp.15% Hash RLDRAM Hash SRAM DiPIT RLDRAM DiPIT SRAM Summary of the best choices for PIT table, accordig to the cost VII. CONCLUSION The CCN paradigm ca brig may beefits to Iteret evolutio. However today s memory techologies are ot ready to support this iovatio i term of memory space ad access time, especially for the PIT table. I this paper we aalysed the feasibility ad the scalability of the hash table. We also aalyzed the DiPIT system, which aims at beig implemeted i smaller so faster memory chips. Each techique has its advatage. The hash table presets some limitatios at the table size ad the performace speed aspects but it does ot produce ay extra etwork load. The DiPIT system requires less memory space ad eables implemetatios o fast memory chips, so it ca hadle higher packet arrival rate. However DiPIT itroduces some extra etwork load because Bloom Filter ca experiece some false positive. Differet etworkig coditios call for differet approaches. We also showed that mixig differet memory chip techologies is possible. I future works, we will deploy modified versio of CCNx o a large testbeds for further aalysis. We also cosider the study of a distributed table for FIB ad Cotet Store. Our goal is to make sure that CCN protocols ca be implemeted i off-the-shelf routers. ACKNOWLEDGMENT This work is partially fuded by the Frech Natioal Research Agecy (ANR), CONNECT project. C. Discussio We ow summarize how to choose the PIT architecture (traditioal hash table or DiPIT) ad the cheapest memory techology for the routers at differet levels. See Figure 9. I short, all gree blocks correspod to cofiguratios where DiPIT allows a implemetatio of PIT table i today s memory techologies although it is impossible to make it with traditioal hash tables (the blue blocks). We ow explai how to read Figuree 9. We take the edge router as a example. If we ca accept a false positive ratio that is larger tha.1% (right colum), DiPIT is always cheaper tha cetralized hash tables. Ad if the λ i is smaller tha 66 Mpcks (calculated with fp =.1%), it is better to implemet with RLDRAM because it is cheaper. If we are sesitive to the false positive (fp <.1%), the hash table is a better solutio. However whe the λ i exceeds 86 Mpcks, the hash table ca o more be used. The DiPIT with SRAM REFERENCES [1] Project CCNx. [2] S. Ariafar, P. Nikader, ad J. Ott. O cotet-cetric router desig ad implicatios. I ACM CoNext Workshop ReARCH, 21. [3] A. Broder ad M. Mitzemacher. Network applicatios of bloom filters: A survey. Iteret Mathematics, 1(4):485 59, 24. [4] D. Guo, J. Wu, H. Che, ad X. Luo. Theory ad etwork applicatios of dyamic bloom filters. I IEEE INFOCOM, 26. [5] H. Hwag, S. Ata, ad M. Murata. Realizatio of ame lookup table i routers towards cotet-cetric etworks. I Proc. of CNSM, 211. [6] V. Jacobso, D. Smetters, J. Thorto, M. Plass, N. Briggs, ad R. Brayard. Networkig amed cotet. I ACM CoNEXT, 29. [7] L. Muscariello, G. Carofiglio, ad M. Gallo. Badwidth ad storage sharig performace i iformatio cetric etworkig. I Proc. of the ACM SIGCOMM workshop ICN, 211. [8] D. Perio ad M. Varvello. A reality check for cotet cotric etworkig. I ACM Sigcomm Workshop ICN, 211. [9] Y. Qiao, T. Li, ad S. Che. Oe memory access bloom filters ad their geeralizatio. I IEEE INFOCOM, 211. [1] W. You, B. Mathieu, P. Truog, J.-F. Peltier, ad G. Simo. DiPIT: a distributed Bloom-Filter based PIT table for CCN odes. I ICCCN (to apear), 212. [11] M. Yu, A. Fabrikat, ad J. Rexford. Buffalo: bloom filter forwardig architecture for large orgaizatios. I ACM CoNEXT, 29.

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

1 Graph Sparsfication

1 Graph Sparsfication CME 305: Discrete Mathematics ad Algorithms 1 Graph Sparsficatio I this sectio we discuss the approximatio of a graph G(V, E) by a sparse graph H(V, F ) o the same vertex set. I particular, we cosider

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5.

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5. Morga Kaufma Publishers 26 February, 208 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Virtual Memory Review: The Memory Hierarchy Take advatage of the priciple

More information

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015.

Hash Tables. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015. Presetatio for use with the textbook Algorithm Desig ad Applicatios, by M. T. Goodrich ad R. Tamassia, Wiley, 2015 Hash Tables xkcd. http://xkcd.com/221/. Radom Number. Used with permissio uder Creative

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

Goals of the Lecture UML Implementation Diagrams

Goals of the Lecture UML Implementation Diagrams Goals of the Lecture UML Implemetatio Diagrams Object-Orieted Aalysis ad Desig - Fall 1998 Preset UML Diagrams useful for implemetatio Provide examples Next Lecture Ð A variety of topics o mappig from

More information

Lower Bounds for Sorting

Lower Bounds for Sorting Liear Sortig Topics Covered: Lower Bouds for Sortig Coutig Sort Radix Sort Bucket Sort Lower Bouds for Sortig Compariso vs. o-compariso sortig Decisio tree model Worst case lower boud Compariso Sortig

More information

1. SWITCHING FUNDAMENTALS

1. SWITCHING FUNDAMENTALS . SWITCING FUNDMENTLS Switchig is the provisio of a o-demad coectio betwee two ed poits. Two distict switchig techiques are employed i commuicatio etwors-- circuit switchig ad pacet switchig. Circuit switchig

More information

Elementary Educational Computer

Elementary Educational Computer Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified

More information

CS 683: Advanced Design and Analysis of Algorithms

CS 683: Advanced Design and Analysis of Algorithms CS 683: Advaced Desig ad Aalysis of Algorithms Lecture 6, February 1, 2008 Lecturer: Joh Hopcroft Scribes: Shaomei Wu, Etha Feldma February 7, 2008 1 Threshold for k CNF Satisfiability I the previous lecture,

More information

Course Site: Copyright 2012, Elsevier Inc. All rights reserved.

Course Site:   Copyright 2012, Elsevier Inc. All rights reserved. Course Site: http://cc.sjtu.edu.c/g2s/site/aca.html 1 Computer Architecture A Quatitative Approach, Fifth Editio Chapter 2 Memory Hierarchy Desig 2 Outlie Memory Hierarchy Cache Desig Basic Cache Optimizatios

More information

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method

A New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro

More information

6.854J / J Advanced Algorithms Fall 2008

6.854J / J Advanced Algorithms Fall 2008 MIT OpeCourseWare http://ocw.mit.edu 6.854J / 18.415J Advaced Algorithms Fall 2008 For iformatio about citig these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 18.415/6.854 Advaced Algorithms

More information

Lecture 28: Data Link Layer

Lecture 28: Data Link Layer Automatic Repeat Request (ARQ) 2. Go ack N ARQ Although the Stop ad Wait ARQ is very simple, you ca easily show that it has very the low efficiecy. The low efficiecy comes from the fact that the trasmittig

More information

Security of Bluetooth: An overview of Bluetooth Security

Security of Bluetooth: An overview of Bluetooth Security Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give

More information

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems

More information

Switch Construction CS

Switch Construction CS Switch Costructio CS 00 Workstatio-Based Aggregate badwidth /2 of the I/O bus badwidth capacity shared amog all hosts coected to switch example: Gbps bus ca support 5 x 00Mbps ports (i theory) I/O bus

More information

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components Aoucemets Readig Chapter 4 (4.1-4.2) Project #4 is o the web ote policy about project #3 missig compoets Homework #1 Due 11/6/01 Chapter 6: 4, 12, 24, 37 Midterm #2 11/8/01 i class 1 Project #4 otes IPv6Iit,

More information

Computer Architecture ELEC3441

Computer Architecture ELEC3441 CPU-Memory Bottleeck Computer Architecture ELEC44 CPU Memory Lecture 8 Cache Dr. Hayde Kwok-Hay So Departmet of Electrical ad Electroic Egieerig Performace of high-speed computers is usually limited by

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

BGP Attributes and Path Selection. ISP Training Workshops

BGP Attributes and Path Selection. ISP Training Workshops BGP Attributes ad Path Selectio ISP Traiig Workshops 1 BGP Attributes The tools available for the job 2 What Is a Attribute?... Next Hop AS Path MED...... p Part of a BGP Update p Describes the characteristics

More information

Message Integrity and Hash Functions. TELE3119: Week4

Message Integrity and Hash Functions. TELE3119: Week4 Message Itegrity ad Hash Fuctios TELE3119: Week4 Outlie Message Itegrity Hash fuctios ad applicatios Hash Structure Popular Hash fuctios 4-2 Message Itegrity Goal: itegrity (ot secrecy) Allows commuicatig

More information

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1 Advaced Architectures Master Iformatics Eg. 2017/18 A.J.Proeça Memory Hierarchy (most slides are borrowed) AJProeça, Advaced Architectures, MiEI, UMiho, 2017/18 1 Itroductio Programmers wat ulimited amouts

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns K-NET bus The K-Net bus is based o the SPI bus but it allows to addressig may differet turrets like the I 2 C bus. The K-Net is 6 a wires bus (4 for SPI wires ad 2 additioal wires for request ad ackowledge

More information

ECE4050 Data Structures and Algorithms. Lecture 6: Searching

ECE4050 Data Structures and Algorithms. Lecture 6: Searching ECE4050 Data Structures ad Algorithms Lecture 6: Searchig 1 Search Give: Distict keys k 1, k 2,, k ad collectio L of records of the form (k 1, I 1 ), (k 2, I 2 ),, (k, I ) where I j is the iformatio associated

More information

n Explore virtualization concepts n Become familiar with cloud concepts

n Explore virtualization concepts n Become familiar with cloud concepts Chapter Objectives Explore virtualizatio cocepts Become familiar with cloud cocepts Chapter #15: Architecture ad Desig 2 Hypervisor Virtualizatio ad cloud services are becomig commo eterprise tools to

More information

Evaluation scheme for Tracking in AMI

Evaluation scheme for Tracking in AMI A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:

More information

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1 Switchig Hardware Sprig 208 CS 438 Staff, Uiversity of Illiois Where are we? Uderstad Differet ways to move through a etwork (forwardig) Read sigs at each switch (datagram) Follow a kow path (virtual circuit)

More information

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 11: More Caches Prof. Yajig Li Uiversity of Chicago Lecture Outlie Caches 2 Review Memory hierarchy Cache basics Locality priciples Spatial ad temporal How to access

More information

Performance Plus Software Parameter Definitions

Performance Plus Software Parameter Definitions Performace Plus+ Software Parameter Defiitios/ Performace Plus Software Parameter Defiitios Chapma Techical Note-TG-5 paramete.doc ev-0-03 Performace Plus+ Software Parameter Defiitios/2 Backgroud ad Defiitios

More information

UNIVERSITY OF MORATUWA

UNIVERSITY OF MORATUWA UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016

More information

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov Sortig i Liear Time Data Structures ad Algorithms Adrei Bulatov Algorithms Sortig i Liear Time 7-2 Compariso Sorts The oly test that all the algorithms we have cosidered so far is compariso The oly iformatio

More information

MOTIF XF Extension Owner s Manual

MOTIF XF Extension Owner s Manual MOTIF XF Extesio Ower s Maual Table of Cotets About MOTIF XF Extesio...2 What Extesio ca do...2 Auto settig of Audio Driver... 2 Auto settigs of Remote Device... 2 Project templates with Iput/ Output Bus

More information

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software

Structuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software Structurig Redudacy for Fault Tolerace CSE 598D: Fault Tolerat Software What do we wat to achieve? Versios Damage Assessmet Versio 1 Error Detectio Iputs Versio 2 Voter Outputs State Restoratio Cotiued

More information

System and Software Architecture Description (SSAD)

System and Software Architecture Description (SSAD) System ad Software Architecture Descriptio (SSAD) Diabetes Health Platform Team #6 Jasmie Berry (Cliet) Veerav Naidu (Project Maager) Mukai Nog (Architect) Steve South (IV&V) Vijaya Prabhakara (Quality

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13

CIS 121 Data Structures and Algorithms with Java Spring Stacks and Queues Monday, February 12 / Tuesday, February 13 CIS Data Structures ad Algorithms with Java Sprig 08 Stacks ad Queues Moday, February / Tuesday, February Learig Goals Durig this lab, you will: Review stacks ad queues. Lear amortized ruig time aalysis

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis

More information

Lecture 5. Counting Sort / Radix Sort

Lecture 5. Counting Sort / Radix Sort Lecture 5. Coutig Sort / Radix Sort T. H. Corme, C. E. Leiserso ad R. L. Rivest Itroductio to Algorithms, 3rd Editio, MIT Press, 2009 Sugkyukwa Uiversity Hyuseug Choo choo@skku.edu Copyright 2000-2018

More information

How do we evaluate algorithms?

How do we evaluate algorithms? F2 Readig referece: chapter 2 + slides Algorithm complexity Big O ad big Ω To calculate ruig time Aalysis of recursive Algorithms Next time: Litterature: slides mostly The first Algorithm desig methods:

More information

Term Project Report. This component works to detect gesture from the patient as a sign of emergency message and send it to the emergency manager.

Term Project Report. This component works to detect gesture from the patient as a sign of emergency message and send it to the emergency manager. CS2310 Fial Project Loghao Li Term Project Report Itroductio I this project, I worked o expadig exercise 4. What I focused o is makig the real gesture recogizig sesor ad desig proper gestures ad recogizig

More information

Chapter 4 The Datapath

Chapter 4 The Datapath The Ageda Chapter 4 The Datapath Based o slides McGraw-Hill Additioal material 24/25/26 Lewis/Marti Additioal material 28 Roth Additioal material 2 Taylor Additioal material 2 Farmer Tae the elemets that

More information

Ontology-based Decision Support System with Analytic Hierarchy Process for Tour Package Selection

Ontology-based Decision Support System with Analytic Hierarchy Process for Tour Package Selection 2017 Asia-Pacific Egieerig ad Techology Coferece (APETC 2017) ISBN: 978-1-60595-443-1 Otology-based Decisio Support System with Aalytic Hierarchy Process for Tour Pacage Selectio Tie-We Sug, Chia-Jug Lee,

More information

performance to the performance they can experience when they use the services from a xed location.

performance to the performance they can experience when they use the services from a xed location. I the Proceedigs of The First Aual Iteratioal Coferece o Mobile Computig ad Networkig (MobiCom 9) November -, 99, Berkeley, Califoria USA Performace Compariso of Mobile Support Strategies Rieko Kadobayashi

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

n n B. How many subsets of C are there of cardinality n. We are selecting elements for such a

n n B. How many subsets of C are there of cardinality n. We are selecting elements for such a 4. [10] Usig a combiatorial argumet, prove that for 1: = 0 = Let A ad B be disjoit sets of cardiality each ad C = A B. How may subsets of C are there of cardiality. We are selectig elemets for such a subset

More information

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis

Analysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems

More information

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Data Protection: Your Choice Is Simple PARTNER LOGO

Data Protection: Your Choice Is Simple PARTNER LOGO Data Protectio: Your Choice Is Simple PARTNER LOGO Is Your Data Truly Protected? The growth, value ad mobility of data are placig icreasig pressure o orgaizatios. IT must esure assets are properly protected

More information

Solution printed. Do not start the test until instructed to do so! CS 2604 Data Structures Midterm Spring, Instructions:

Solution printed. Do not start the test until instructed to do so! CS 2604 Data Structures Midterm Spring, Instructions: CS 604 Data Structures Midterm Sprig, 00 VIRG INIA POLYTECHNIC INSTITUTE AND STATE U T PROSI M UNI VERSI TY Istructios: Prit your ame i the space provided below. This examiatio is closed book ad closed

More information

DATA STRUCTURES. amortized analysis binomial heaps Fibonacci heaps union-find. Data structures. Appetizer. Appetizer

DATA STRUCTURES. amortized analysis binomial heaps Fibonacci heaps union-find. Data structures. Appetizer. Appetizer Data structures DATA STRUCTURES Static problems. Give a iput, produce a output. Ex. Sortig, FFT, edit distace, shortest paths, MST, max-flow,... amortized aalysis biomial heaps Fiboacci heaps uio-fid Dyamic

More information

Random Graphs and Complex Networks T

Random Graphs and Complex Networks T Radom Graphs ad Complex Networks T-79.7003 Charalampos E. Tsourakakis Aalto Uiversity Lecture 3 7 September 013 Aoucemet Homework 1 is out, due i two weeks from ow. Exercises: Probabilistic iequalities

More information

Τεχνολογία Λογισμικού

Τεχνολογία Λογισμικού ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών Τεχνολογία Λογισμικού, 7ο/9ο εξάμηνο 2018-2019 Τεχνολογία Λογισμικού Ν.Παπασπύρου, Αν.Καθ. ΣΗΜΜΥ, ickie@softlab.tua,gr

More information

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1 Quality of Service Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Quality of Service How good are late data ad lowthroughput chaels? It depeds o the applicatio. Do you care if... Your e-mail takes 1/2

More information

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1

Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1 Reliable Trasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Reliable Trasmissio Hello! My computer s ame is Alice. Alice Bob Hello! Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 2 Reliable

More information

27 Refraction, Dispersion, Internal Reflection

27 Refraction, Dispersion, Internal Reflection Chapter 7 Refractio, Dispersio, Iteral Reflectio 7 Refractio, Dispersio, Iteral Reflectio Whe we talked about thi film iterferece, we said that whe light ecouters a smooth iterface betwee two trasparet

More information

IS-IS in Detail. ISP Workshops

IS-IS in Detail. ISP Workshops IS-IS i Detail ISP Workshops These materials are licesed uder the Creative Commos Attributio-NoCommercial 4.0 Iteratioal licese (http://creativecommos.org/liceses/by-c/4.0/) Last updated 27 th November

More information

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB)

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB) F5 White Paper Sessio Iitiated Protocol (SIP) ad Message-based Load Balacig (MBLB) The ability to provide ew ad creative methods of commuicatios has esured a SIP presece i almost every orgaizatio. The

More information

3D Model Retrieval Method Based on Sample Prediction

3D Model Retrieval Method Based on Sample Prediction 20 Iteratioal Coferece o Computer Commuicatio ad Maagemet Proc.of CSIT vol.5 (20) (20) IACSIT Press, Sigapore 3D Model Retrieval Method Based o Sample Predictio Qigche Zhag, Ya Tag* School of Computer

More information

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19

CIS 121 Data Structures and Algorithms with Java Spring Stacks, Queues, and Heaps Monday, February 18 / Tuesday, February 19 CIS Data Structures ad Algorithms with Java Sprig 09 Stacks, Queues, ad Heaps Moday, February 8 / Tuesday, February 9 Stacks ad Queues Recall the stack ad queue ADTs (abstract data types from lecture.

More information

On (K t e)-saturated Graphs

On (K t e)-saturated Graphs Noame mauscript No. (will be iserted by the editor O (K t e-saturated Graphs Jessica Fuller Roald J. Gould the date of receipt ad acceptace should be iserted later Abstract Give a graph H, we say a graph

More information

Panel for Adobe Premiere Pro CC Partner Solution

Panel for Adobe Premiere Pro CC Partner Solution Pael for Adobe Premiere Pro CC Itegratio for more efficiecy The makes video editig simple, fast ad coveiet. The itegrated pael gives users immediate access to all medialoopster features iside Adobe Premiere

More information

Examples and Applications of Binary Search

Examples and Applications of Binary Search Toy Gog ITEE Uiersity of Queeslad I the secod lecture last week we studied the biary search algorithm that soles the problem of determiig if a particular alue appears i a sorted list of iteger or ot. We

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies

More information

The University of Adelaide, School of Computer Science 22 November Computer Architecture. A Quantitative Approach, Sixth Edition.

The University of Adelaide, School of Computer Science 22 November Computer Architecture. A Quantitative Approach, Sixth Edition. Computer Architecture A Quatitative Approach, Sixth Editio Chapter 2 Memory Hierarchy Desig 1 Itroductio Programmers wat ulimited amouts of memory with low latecy Fast memory techology is more expesive

More information

CS200: Hash Tables. Prichard Ch CS200 - Hash Tables 1

CS200: Hash Tables. Prichard Ch CS200 - Hash Tables 1 CS200: Hash Tables Prichard Ch. 13.2 CS200 - Hash Tables 1 Table Implemetatios: average cases Search Add Remove Sorted array-based Usorted array-based Balaced Search Trees O(log ) O() O() O() O(1) O()

More information

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network

Adaptive Resource Allocation for Electric Environmental Pollution through the Control Network Available olie at www.sciecedirect.com Eergy Procedia 6 (202) 60 64 202 Iteratioal Coferece o Future Eergy, Eviromet, ad Materials Adaptive Resource Allocatio for Electric Evirometal Pollutio through the

More information

BOOLEAN DIFFERENTIATION EQUATIONS APPLICABLE IN RECONFIGURABLE COMPUTATIONAL MEDIUM

BOOLEAN DIFFERENTIATION EQUATIONS APPLICABLE IN RECONFIGURABLE COMPUTATIONAL MEDIUM MATEC Web of Cofereces 79, 01014 (016) DOI: 10.1051/ mateccof/0167901014 T 016 BOOLEAN DIFFERENTIATION EQUATIONS APPLICABLE IN RECONFIGURABLE COMPUTATIONAL MEDIUM Staislav Shidlovskiy 1, 1 Natioal Research

More information

Redundancy Allocation for Series Parallel Systems with Multiple Constraints and Sensitivity Analysis

Redundancy Allocation for Series Parallel Systems with Multiple Constraints and Sensitivity Analysis IOSR Joural of Egieerig Redudacy Allocatio for Series Parallel Systems with Multiple Costraits ad Sesitivity Aalysis S. V. Suresh Babu, D.Maheswar 2, G. Ragaath 3 Y.Viaya Kumar d G.Sakaraiah e (Mechaical

More information

FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS

FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS FREQUENCY ESTIMATION OF INTERNET PACKET STREAMS WITH LIMITED SPACE: UPPER AND LOWER BOUNDS Prosejit Bose Evagelos Kraakis Pat Mori Yihui Tag School of Computer Sciece, Carleto Uiversity {jit,kraakis,mori,y

More information

Bayesian approach to reliability modelling for a probability of failure on demand parameter

Bayesian approach to reliability modelling for a probability of failure on demand parameter Bayesia approach to reliability modellig for a probability of failure o demad parameter BÖRCSÖK J., SCHAEFER S. Departmet of Computer Architecture ad System Programmig Uiversity Kassel, Wilhelmshöher Allee

More information

Pattern Recognition Systems Lab 1 Least Mean Squares

Pattern Recognition Systems Lab 1 Least Mean Squares Patter Recogitio Systems Lab 1 Least Mea Squares 1. Objectives This laboratory work itroduces the OpeCV-based framework used throughout the course. I this assigmet a lie is fitted to a set of poits usig

More information

Optimal Mapped Mesh on the Circle

Optimal Mapped Mesh on the Circle Koferece ANSYS 009 Optimal Mapped Mesh o the Circle doc. Ig. Jaroslav Štigler, Ph.D. Bro Uiversity of Techology, aculty of Mechaical gieerig, ergy Istitut, Abstract: This paper brigs out some ideas ad

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

Multiprocessors. HPC Prof. Robert van Engelen

Multiprocessors. HPC Prof. Robert van Engelen Multiprocessors Prof. Robert va Egele Overview The PMS model Shared memory multiprocessors Basic shared memory systems SMP, Multicore, ad COMA Distributed memory multicomputers MPP systems Network topologies

More information

Multi-Threading. Hyper-, Multi-, and Simultaneous Thread Execution

Multi-Threading. Hyper-, Multi-, and Simultaneous Thread Execution Multi-Threadig Hyper-, Multi-, ad Simultaeous Thread Executio 1 Performace To Date Icreasig processor performace Pipeliig. Brach predictio. Super-scalar executio. Out-of-order executio. Caches. Hyper-Threadig

More information

The Magma Database file formats

The Magma Database file formats The Magma Database file formats Adrew Gaylard, Bret Pikey, ad Mart-Mari Breedt Johaesburg, South Africa 15th May 2006 1 Summary Magma is a ope-source object database created by Chris Muller, of Kasas City,

More information

Architectural styles for software systems The client-server style

Architectural styles for software systems The client-server style Architectural styles for software systems The cliet-server style Prof. Paolo Ciacarii Software Architecture CdL M Iformatica Uiversità di Bologa Ageda Cliet server style CS two tiers CS three tiers CS

More information

Parabolic Path to a Best Best-Fit Line:

Parabolic Path to a Best Best-Fit Line: Studet Activity : Fidig the Least Squares Regressio Lie By Explorig the Relatioship betwee Slope ad Residuals Objective: How does oe determie a best best-fit lie for a set of data? Eyeballig it may be

More information

Lecture 7 7 Refraction and Snell s Law Reading Assignment: Read Kipnis Chapter 4 Refraction of Light, Section III, IV

Lecture 7 7 Refraction and Snell s Law Reading Assignment: Read Kipnis Chapter 4 Refraction of Light, Section III, IV Lecture 7 7 Refractio ad Sell s Law Readig Assigmet: Read Kipis Chapter 4 Refractio of Light, Sectio III, IV 7. History I Eglish-speakig coutries, the law of refractio is kow as Sell s Law, after the Dutch

More information

Security and Communication. Ultimate. Because Intercom doesn t stop at the hardware level. Software Intercom Server for virtualised IT platforms

Security and Communication. Ultimate. Because Intercom doesn t stop at the hardware level. Software Intercom Server for virtualised IT platforms Because Itercom does t stop at the hardware level by Commed Software Itercom Server for virtualised IT platforms Ready for VMware Ready for Hyper-V VoIP Ultimate availability Itercom Server as a app The

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:

More information

CSC165H1 Worksheet: Tutorial 8 Algorithm analysis (SOLUTIONS)

CSC165H1 Worksheet: Tutorial 8 Algorithm analysis (SOLUTIONS) CSC165H1, Witer 018 Learig Objectives By the ed of this worksheet, you will: Aalyse the ruig time of fuctios cotaiig ested loops. 1. Nested loop variatios. Each of the followig fuctios takes as iput a

More information

Avid Interplay Bundle

Avid Interplay Bundle Avid Iterplay Budle Versio 2.5 Cofigurator ReadMe Overview This documet provides a overview of Iterplay Budle v2.5 ad describes how to ru the Iterplay Budle cofiguratio tool. Iterplay Budle v2.5 refers

More information

Alpha Individual Solutions MAΘ National Convention 2013

Alpha Individual Solutions MAΘ National Convention 2013 Alpha Idividual Solutios MAΘ Natioal Covetio 0 Aswers:. D. A. C 4. D 5. C 6. B 7. A 8. C 9. D 0. B. B. A. D 4. C 5. A 6. C 7. B 8. A 9. A 0. C. E. B. D 4. C 5. A 6. D 7. B 8. C 9. D 0. B TB. 570 TB. 5

More information

ISSN (Print) Research Article. *Corresponding author Nengfa Hu

ISSN (Print) Research Article. *Corresponding author Nengfa Hu Scholars Joural of Egieerig ad Techology (SJET) Sch. J. Eg. Tech., 2016; 4(5):249-253 Scholars Academic ad Scietific Publisher (A Iteratioal Publisher for Academic ad Scietific Resources) www.saspublisher.com

More information

Xiaozhou (Steve) Li, Atri Rudra, Ram Swaminathan. HP Laboratories HPL Keyword(s): graph coloring; hardness of approximation

Xiaozhou (Steve) Li, Atri Rudra, Ram Swaminathan. HP Laboratories HPL Keyword(s): graph coloring; hardness of approximation Flexible Colorig Xiaozhou (Steve) Li, Atri Rudra, Ram Swamiatha HP Laboratories HPL-2010-177 Keyword(s): graph colorig; hardess of approximatio Abstract: Motivated b y reliability cosideratios i data deduplicatio

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

Introduction to OSPF. ISP Training Workshops

Introduction to OSPF. ISP Training Workshops Itroductio to OSPF ISP Traiig Workshops 1 OSPF p Ope Shortest Path First p Lik state or SPF techology p Developed by OSPF workig group of IETF (RFC 1247) p OSPFv2 stadard described i RFC2328 p Desiged

More information

Weston Anniversary Fund

Weston Anniversary Fund Westo Olie Applicatio Guide 2018 1 This guide is desiged to help charities applyig to the Westo to use our olie applicatio form. The Westo is ope to applicatios from 5th Jauary 2018 ad closes o 30th Jue

More information

Algorithms for Disk Covering Problems with the Most Points

Algorithms for Disk Covering Problems with the Most Points Algorithms for Disk Coverig Problems with the Most Poits Bi Xiao Departmet of Computig Hog Kog Polytechic Uiversity Hug Hom, Kowloo, Hog Kog csbxiao@comp.polyu.edu.hk Qigfeg Zhuge, Yi He, Zili Shao, Edwi

More information

FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS

FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS SIAM J. SCI. COMPUT. Vol. 22, No. 6, pp. 2113 2134 c 21 Society for Idustrial ad Applied Mathematics FAST BIT-REVERSALS ON UNIPROCESSORS AND SHARED-MEMORY MULTIPROCESSORS ZHAO ZHANG AND XIAODONG ZHANG

More information

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Pseudocode ( 1.1) High-level descriptio of a algorithm More structured

More information

Prevention of Black Hole Attack in Mobile Ad-hoc Networks using MN-ID Broadcasting

Prevention of Black Hole Attack in Mobile Ad-hoc Networks using MN-ID Broadcasting Vol.2, Issue.3, May-Jue 2012 pp-1017-1021 ISSN: 2249-6645 Prevetio of Black Hole Attack i Mobile Ad-hoc Networks usig MN-ID Broadcastig Atoy Devassy 1, K. Jayathi 2 *(PG scholar, ME commuicatio Systems,

More information

Heaps. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015

Heaps. Presentation for use with the textbook Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015 Presetatio for use with the textbook Algorithm Desig ad Applicatios, by M. T. Goodrich ad R. Tamassia, Wiley, 201 Heaps 201 Goodrich ad Tamassia xkcd. http://xkcd.com/83/. Tree. Used with permissio uder

More information

15-859E: Advanced Algorithms CMU, Spring 2015 Lecture #2: Randomized MST and MST Verification January 14, 2015

15-859E: Advanced Algorithms CMU, Spring 2015 Lecture #2: Randomized MST and MST Verification January 14, 2015 15-859E: Advaced Algorithms CMU, Sprig 2015 Lecture #2: Radomized MST ad MST Verificatio Jauary 14, 2015 Lecturer: Aupam Gupta Scribe: Yu Zhao 1 Prelimiaries I this lecture we are talkig about two cotets:

More information

Numerical Methods Lecture 6 - Curve Fitting Techniques

Numerical Methods Lecture 6 - Curve Fitting Techniques Numerical Methods Lecture 6 - Curve Fittig Techiques Topics motivatio iterpolatio liear regressio higher order polyomial form expoetial form Curve fittig - motivatio For root fidig, we used a give fuctio

More information

Goals of this Lecture Activity Diagram Example

Goals of this Lecture Activity Diagram Example Goals of this Lecture Activity Diagram Example Object-Orieted Aalysis ad Desig - Fall 998 Preset a example activity diagram Ð Relate to requiremets, use cases, ad class diagrams Also, respod to a questio

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad

More information