Introduction Technology Equipment Performance Current developments Conclusions. White Rabbit. A quick introduction. Javier Serrano
|
|
|
- Jonas Wood
- 6 years ago
- Views:
Transcription
1 White Rabbit A quick introduction Javier Serrano CERN BE-CO Hardware and Timing section ICALEPCS pre-conference workshop Barcelona, 7 October 2017 Javier Serrano Introduction to White Rabbit 1/29
2 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 2/29
3 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 3/29
4 What is White Rabbit? A solution to problems in distributed real-time controls and data acquisition Based on well-known technologies Open Hardware and Open Software with commercial support International collaboration Many users: CERN, GSI, KM3NET, cosmic ray detectors, metrology labs... Javier Serrano Introduction to White Rabbit 4/29
5 Why we use Open Hardware? Commercial Non-commercial Open Winning combination. Best of both worlds. Whole support burden falls on developers. Not scalable. Proprietary Vendor lock-in. Dedicated non-reusable projects. Get a design just the way we want it Peer review and design re-use Healthier relationship with companies Javier Serrano Introduction to White Rabbit 5/29
6 White Rabbit: an extension of Ethernet Standard Ethernet network Ethernet features (VLAN) & protocols (SNMP) High accuracy synchronisation Reliable and low-latency Control Data Javier Serrano Introduction to White Rabbit 6/29
7 White Rabbit application examples CERN and GSI Javier Serrano Introduction to White Rabbit 7/29
8 White Rabbit application examples CERN and GSI HiSCORE: Gamma&Cosmic-Ray experiment Javier Serrano Introduction to White Rabbit 7/29
9 White Rabbit application examples CERN and GSI HiSCORE: Gamma&Cosmic-Ray experiment The Large High Altitude Air Shower Observatory Javier Serrano Introduction to White Rabbit 7/29
10 White Rabbit application examples CERN and GSI HiSCORE: Gamma&Cosmic-Ray experiment The Large High Altitude Air Shower Observatory MIKES: Centre for metrology and accreditation Javier Serrano Introduction to White Rabbit 7/29
11 White Rabbit application examples CERN and GSI HiSCORE: Gamma&Cosmic-Ray experiment The Large High Altitude Air Shower Observatory MIKES: Centre for metrology and accreditation KM3NET: European deep-sea neutrino telescope Javier Serrano Introduction to White Rabbit 7/29
12 White Rabbit application examples CERN and GSI HiSCORE: Gamma&Cosmic-Ray experiment The Large High Altitude Air Shower Observatory MIKES: Centre for metrology and accreditation KM3NET: European deep-sea neutrino telescope More WR collaborators: Javier Serrano Introduction to White Rabbit 7/29
13 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 8/29
14 White Rabbit technology Based on Gigabit Ethernet over fibre IEEE-1588 protocol Javier Serrano Introduction to White Rabbit 9/29
15 White Rabbit technology Based on Gigabit Ethernet over fibre IEEE-1588 protocol Enhanced with Layer 1 syntonization Digital Dual Mixer Time Difference (DDMTD) Link delay model WR-PTP (backward-compatible extension of PTP) Javier Serrano Introduction to White Rabbit 9/29
16 Ethernet switches in a nutshell Javier Serrano Introduction to White Rabbit 10/29
17 Introduction Technology Equipment Performance Current developments Conclusions Ethernet switches in a nutshell Ethernet Switch D: 00-1B-C S: 00-1B-C PC 1 PC 2 MAC: 00-1B-C MAC: 00-1B-C Javier Serrano PC 3 MAC: 00-1B-C Introduction to White Rabbit 10/29
18 Introduction Technology Equipment Performance Current developments Conclusions Ethernet switches in a nutshell Ethernet Switch PC1 PC D: 00-1B-C S: 00-1B-C PC 1 PC 2 MAC: 00-1B-C MAC: 00-1B-C Javier Serrano PC 3 MAC: 00-1B-C Introduction to White Rabbit 10/29
19 Introduction Technology Equipment Performance Current developments Conclusions Ethernet switches in a nutshell Ethernet Switch PC1 PC D: 00-1B-C S: 00-1B-C PC 1 PC 2 MAC: 00-1B-C MAC: 00-1B-C Javier Serrano PC 3 MAC: 00-1B-C Introduction to White Rabbit 10/29
20 Introduction Technology Equipment Performance Current developments Conclusions Ethernet switches in a nutshell Ethernet Switch D: 00-1B-C S: 00-1B-C D: 00-1B-C S: 00-1B-C PC 1 PC 2 MAC: 00-1B-C MAC: 00-1B-C Javier Serrano PC 3 MAC: 00-1B-C Introduction to White Rabbit 10/29
21 Precision Time Protocol (IEEE 1588) Frame-based synchronisation protocol. Simple calculations: link delay ms δ ms = (t 4 t 1 ) (t 3 t 2 ) 2 clock offset ms = t 2 t 1 + δ ms Javier Serrano Introduction to White Rabbit 11/29
22 Precision Time Protocol (IEEE 1588) Frame-based synchronisation protocol. Simple calculations: link delay ms δ ms = (t 4 t 1 ) (t 3 t 2 ) 2 clock offset ms = t 2 t 1 + δ ms Disadvantages assumes symmetry of medium all nodes have free-running oscillators frequency drift compensation vs. message exchange traffic Javier Serrano Introduction to White Rabbit 11/29
23 Introduction Technology Equipment Performance Current developments Conclusions Layer 1 Syntonization All network devices use the same physical layer clock. Clock is encoded in the Ethernet carrier and recovered by the receiver chip. Phase detection allows sub-ns delay measurement. Javier Serrano Introduction to White Rabbit 12/29
24 Digital Dual Mixer Time Difference DDMTD Used for precise phase measurements Implemented in FPGA and SoftPLL 62.5MHz WR clock and N=14 results in 3.814kHz output signals clk Ain D Q x in clk Bin helper PLL f DDMTD = N 2 N 2 +1 f Ain D Q deglitcher & pulse shaping x out free-running counters Javier Serrano Introduction to White Rabbit 13/29
25 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 14/29
26 Typical WR network Javier Serrano Introduction to White Rabbit 15/29
27 White Rabbit Switch Central element of WR network 18 port gigabit Ethernet switch with WR features Optical transceivers: up to 10km, single-mode fibre Fully open design, commercially available Javier Serrano Introduction to White Rabbit 16/29
28 Power Status I Simplified block diagram of the hardware Cooling FANs Debug ports Back panel Xilinx Virtex6 FPGA 18 SFP cages 64MB DDR2 256MB NAND Power supply 12V DC 80W clocking resources 10 MHz in/out 1-PPS in/out Management ports ARM CPU 8MB boot flash Front panel Javier Serrano Introduction to White Rabbit 17/29
29 WR Node: SPEC board FMC-based Hardware Kit All carrier cards are equipped with a White Rabbit port. Mezzanines can use the accurate clock signal and TAI (synchronous sampling clock, trigger time tag,...). Javier Serrano Introduction to White Rabbit 18/29
30 White Rabbit Node in more detail Javier Serrano Introduction to White Rabbit 19/29
31 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 20/29
32 WR time transfer performance: basic test setup Javier Serrano Introduction to White Rabbit 21/29
33 Introduction Technology Equipment Performance Current developments Conclusions WR time transfer performance: test results Javier Serrano Introduction to White Rabbit 22/29
34 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 23/29
35 Current developments Switches and nodes are commercially available Work now revolves around better diagnostics and remote management of WR networks as well as improving the phase noise and performing extensive network stress tests. Javier Serrano Introduction to White Rabbit 24/29
36 Current developments Switches and nodes are commercially available Work now revolves around better diagnostics and remote management of WR networks as well as improving the phase noise and performing extensive network stress tests. Standardisation IEEE 1588 revision process is ongoing and contains a sub-committee (High Accuracy) dedicated to White Rabbit. Revised standard expected in mid Javier Serrano Introduction to White Rabbit 24/29
37 Current developments Switches and nodes are commercially available Work now revolves around better diagnostics and remote management of WR networks as well as improving the phase noise and performing extensive network stress tests. Standardisation IEEE 1588 revision process is ongoing and contains a sub-committee (High Accuracy) dedicated to White Rabbit. Revised standard expected in mid Robustness Based on redundant information and fast switch-over between redundant fibres and switches. Javier Serrano Introduction to White Rabbit 24/29
38 Ethernet Clock distribution a.k.a. Distributed DDS time & frequency reference Encoder time & frequency reference Receiver input clock DDS synthesizer Phase detector DDS control words digital filter DDS control WR Network DDS control DDS synthesizer in-phase reconstructed clock Distributed Direct Digital Synthesis Replaces dozens of cables with a single fibre. Works over big distances without degrading signal quality. Can provide various clocks (RF of many rings and linacs) with a single, standard link. Javier Serrano Introduction to White Rabbit 25/29
39 Distributed oscilloscope Front-end cards WR Network Operator's PC Analog signals ADC Triggers TDC Master WR Switch Sampling clocks DDS WR Switch WR Switch Common clock in entire network: no skew between ADCs. Ability to sample with different clocks via Distributed DDS. External triggers can be time tagged with a TDC and used to reconstruct the original time base in the operator s PC. Javier Serrano Introduction to White Rabbit 26/29
40 Outline 1 Introduction 2 Technology 3 Equipment 4 Performance 5 Current developments 6 Conclusions Javier Serrano Introduction to White Rabbit 27/29
41 Summary Open source (H/W & S/W), with commercial support Javier Serrano Introduction to White Rabbit 28/29
42 Summary Open source (H/W & S/W), with commercial support More applications than ever expected Javier Serrano Introduction to White Rabbit 28/29
43 Summary Open source (H/W & S/W), with commercial support More applications than ever expected A versatile solution for general controls and data acquisition Javier Serrano Introduction to White Rabbit 28/29
44 Summary Open source (H/W & S/W), with commercial support More applications than ever expected A versatile solution for general controls and data acquisition Standard-compatible and standard-extending Javier Serrano Introduction to White Rabbit 28/29
45 Summary Open source (H/W & S/W), with commercial support More applications than ever expected A versatile solution for general controls and data acquisition Standard-compatible and standard-extending Active participation in IEEE1588 revision process. ISPCS 2018 will be at CERN. Consider submitting papers on applications of WR! See for details. Javier Serrano Introduction to White Rabbit 28/29
46 Introduction Technology Equipment Performance Current developments Conclusions Need more information? Javier Serrano Introduction to White Rabbit 29/29
The White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
White Rabbit for Time Transfer
White Rabbit for Time Transfer Erik van der Bij Hardware and Timing Section CERN 5 June 2014 Technology and Instrumentation in Particle Physics TIPP 2014 Amsterdam Erik van der Bij White Rabbit for Time
Open source software, Open source hardware
Open source software, Open source hardware Erik van der Bij CERN, Geneva, Switzerland Physics Meets Blockchain 2nd Discussion Workshop Geneva, 11 July 2018 Erik van der Bij Open source software and hardware
THE WHITE RABBIT PROJECT
THE WHITE RABBIT PROJECT J. Serrano, M. Cattin, E. Gousiou, E. van der Bij, T. Włostowski, CERN, Geneva, Switzerland G. Daniluk, AGH University of Science and Technology, Krakow, Poland M. Lipiński, Warsaw
WHITE RABBIT: SUB-NANOSECOND SYNCHRONIZATION FOR EMBEDDED SYSTEMS
WHITE RABBIT: SUB-NANOSECOND SYNCHRONIZATION FOR EMBEDDED SYSTEMS Grzegorz Daniluk Elproma Elektronika g.daniluk@elproma.com.pl Tomasz Włostowski CERN tomasz.wlostowski@cern.ch Abstract The article describes
Functional Specification
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH ORGANISATION EUROPEENE POUR LA RECHERCHE NUCLEAIRE White Rabbit Switch Functional Specification Version: 0.c Date: September 6 of 2010. Author: J. Gabriel Ramírez
Why a new kit Introduction to OH OH products Gateware architecture New tools Future work & conclusions. CERN s FMC kit
, Evangelia Gousiou, Javier Serrano, Erik van der Bij, Tomasz Włostowski CERN, Geneva, Switzerland ICALEPCS 2013, San Francisco, 9 October 2013 Outline 1 Why a new kit 2 Introduction to Open Hardware 3
Towards a new Timing System for Particle Accelerators
Towards a new Timing System for Particle Accelerators Overview of the work of the project interest group Patrick Loschmidt Austrian Academy of Sciences Intention Introduce you to the GMT renovation project
USRP 5G Product Update
USRP 5G Product Update Tom Tsou Ettus Research 5th OAI Workshop, Beijing China June 22, 2018 ni.com Agenda USRP product update Application to 5G-NR Feature: Synchronization over Ethernet Product Updates
White Rabbit: a next generation synchronization and control network for large distributed systems
White Rabbit: a next generation synchronization and control network for large distributed systems White Rabbit 1/39 Many thanks to Rodney Cummings for agreeing to present White Rabbit on my behalf! Maciej
Enhancing intra and inter datacenter synchronization using White Rabbit
When every nanosecond counts Enhancing intra and inter datacenter synchronization using White Rabbit Pablo Marín Jiménez www.sevensols.com Summary Visibility network White Rabbit technology. Production
WP 14 and Timing Sync
WP 14 and Timing Sync Eiscat Technical meeting 20131105 Leif Johansson National Instruments Eiscat Syncronisation Signal vs. Time-Based Synchronization Signal-Based Share Physical Clocks / Triggers Time-Based
Introduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Historical introduction.
White-Rabbit NIC Gateware
White-Rabbit NIC Gateware 14 Dec. 2012 Javier Díaz Univ. of Granada, Rafael Rodriguez Seven Solutions Contents Contents 1 Introduction 2 2 Gateware elements 2 2.1 WRPC (White Rabbit PTP Core)............................
Research Group on Internet Measurement Institute of Electronic Systems Warsaw University of Technology
Research Group on Internet Measurement Systems @ Institute of Electronic Systems Warsaw University of Technology 1 Team Prof. Ryszard Romaniuk - Optoelectronics Prof. Krzysztof Poźniak - FPGA Dr. Maciej
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Developing hard real-time systems using FPGAs and soft CPU cores
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Developing hard real-time systems using FPGAs and soft CPU cores Melbourne, 22 October 2015 Outline 2 Hard Real Time control
Switch v3 Hardware Status and Plans
Switch v3 Hardware Status and Plans Sixth White Rabbit Workshop Darmstadt (Germany), 22-23 March 2012 Javier Díaz Alonso, javier@sevensols.com Index 1. Seven Solutions overview 2. Switch Hardware overview
JESD204B Xilinx/IDT DAC1658D-53D interoperability Report
[Interoperability Report] Rev 0.4 Page 1 of 14 JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 2 of 14 CONTENTS INTRODUCTION... 3 SCOPE... 3 HARDWARE...
Signal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
UCT Software-Defined Radio Research Group
UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha
White Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich
White Rabbit Module for NI CompactRIO Daniel Florin and David Wolf Physik Institut / Universität Zürich Eighth White Rabbit Workshop, Geneva (Switzerland), 6-7 October 2014 Overview CompactRIO White Rabbit
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet
White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet Pedro Moreira, Javier Serrano, Tomasz Wlostowski Beams Department CERN Geneva, Switzerland {pedro.moreira, javier.serrano, tomasz.wlostowski}@cern.ch
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
Ettus Research Update
Ettus Research Update Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 Recent New Products 3 Third Generation Introduction Who am I? Core GNU Radio contributor since 2001 Designed
EMC² Mixed Criticality Workshop Barcelona, November 22, 2016
ARTEMIS 2013 AIPP5 EMC² Mixed Criticality Workshop Barcelona, November 22, 2016 WP4 HW Architectures & Concepts Alexander Lipautz, Infineon AT e-mail: Alexander.Lipautz@infineon.com, (phone) Mladen Berekovic,
SMT9091 SMT148-FX-SMT351T/SMT391
Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: This Document provides an overview of the developed system key features. SMT148-FX-SMT351T/SMT391 E.Puillet
SMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.
APPLICATION NOTE 1 Application Note - SMT372T + SMT943 SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Date Comments / Changes Author Revision 07/07/10 Original Document completed CHG 1 Date 13/05/2010
Unified Synchronization Solution for Mobile Backhaul
Unified Synchronization Solution for Mobile Backhaul This white paper is a joint collaboration between PMC and Symmetricom Issue No.1: March 6, 2013 PMC-Sierra, Inc. In today s mobile backhaul, a cell
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
The Benefits of FPGA-Enabled Instruments in RF and Communications Test. Johan Olsson National Instruments Sweden AB
The Benefits of FPGA-Enabled Instruments in RF and Communications Test Johan Olsson National Instruments Sweden AB 1 Agenda Introduction to FPGAs in test New FPGA-enabled test applications FPGA for test
Robustness in White Rabbit
CERN & GSI 14/04/2011 What is a robust White Rabbit Network Naming Conventions Requirements Oh, My God!!! What is a robust White Rabbit Network Naming Conventions Requirements Definition A White Rabbit
Open Hardware for CERN s Accelerator Control Systems
Open Hardware for CERN s Accelerator Control Systems E. van der Bij, P. Alvarez Sanchez, M. Ayass, A.Boccardi, M. Cattin, C. Gil Soriano, E. Gousiou, S. Iglesias Gonsalvez, G. Penacoba, J. Serrano, N.
TEST REPORT POWER SUPPLY AND THERMAL V2
CERN European Organization for Nuclear Research Beams Department Radio Frequency RF Feedbacks and Beam Control TEST REPORT POWER SUPPLY AND THERMAL V2 By: Petri Leinonen BE-RF-FB Date: 27.06.2012 TABLE
GCU ARCHITECTURE PROPOSAL
GCU ARCHITECTURE PROPOSAL M. Bellato, R. Brugnera, F. Dal Corso, S. Dusini, A. Garfagnini, R. Isocrate, I. Lippi, G. Meng, D. Pedretti INFN and University of Padova GCU ARCHITECTURE PROPOSAL LCU DCS VD
Token Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
SLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz
SLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz Datasheet The SLC is a very affordable single or dual clock 7 GHz synthesizer that exhibits outstanding phase noise and jitter performance in a very
Development of a New TDC LSI and a VME Module
Presented at the 2001 IEEE Nuclear Science Symposium, San Diego, Nov. 3-10, 2001. To be published in IEEE Trans. Nucl. Sci. June, 2002. Development of a New TDC LSI and a VME Module Yasuo Arai, Member,
Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
MRF Timing System Status Update. Timing Workshop ICALEPCS Jukka Pietarinen Micro-Research Finland Oy
MRF Timing System Status Update Timing Workshop ICALEPCS 2017 Jukka Pietarinen Micro-Research Finland Oy Delay Compensation (DC) Typical System Layout Event link protocol carries: 8 bit event codes @ event
VT988. Key Features. Benefits. High speed 16 ADC at 3 GSPS with Synchronous Capture VT ADC for synchronous capture
Key Features VT988 High speed 16 ADC at 3 GSPS with Synchronous Capture 16 ADC for synchronous capture Xilinx Virtex-7 XC7VX485T FPGA NVidia Jetson TX2 System on Module TI ADC08B3000 8-bit @ 3 GSPS Managed
Embedded Tech Trends 2014 Rodger H. Hosking Pentek, Inc. VPX for Rugged, Conduction-Cooled Software Radio Virtex-7 Applications
Embedded Tech Trends 2014 Rodger H. Hosking Pentek, Inc. VPX for Rugged, Conduction-Cooled Software Radio Virtex-7 Applications System Essentials: Rugged Software Radio Industry Standard Open Architectures
Open Hardware Collaboration: A Way to Improve Efficiency for a Team
Open Hardware Collaboration: A Way to Improve Efficiency for a Team Yves-Marie ABIVEN On behalf of SOLEIL Electronic Control and Data Acquisition team 1 Open Hardware Collaboration: A Way to Improve Efficiency
DAQ & Control with PXI. Murali Ravindran Senior Product Manager
DAQ & Control with PXI Murali Ravindran Senior Product Manager Agenda What is PXI? Trigger with PXI Multicore Programming DAQ & Control with FPGA Instrumentation Timeline 1965 1987 1995 1997 Photo Courtesy
FMC231. Key Features. Benefits. FMC Quad ADC 1 GSPS and Quad DAC 2.8 GSPS FMC231. Quad ADC o
Key Features FMC Quad ADC 6-bit @ GSPS and Quad DAC 6-bit Quad ADC o Quad DAC o @.8 GSPS ADS54J60 6-bit,.0 GSPS or ADS54J69 6-bit, 500 MSPS DAC9J84 6-bit,.8 GSPS FPGA Mezzanine Card (FMC) per VITA 57.
ACTL-TIME: Report on recent activities. Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016
ACTL-TIME: Report on recent activities Arnim Balzer for the ACTL-TIME sub-work package ACTL-TIME Camera Call, SeeVogh July 1, 2016 Reminder: Mailing Lists Created two temporary mailing lists until official
The Many Dimensions of SDR Hardware
The Many Dimensions of SDR Hardware Plotting a Course for the Hardware Behind the Software Sept 2017 John Orlando Epiq Solutions LO RFIC Epiq Solutions in a Nutshell Schaumburg, IL EST 2009 N. Virginia
New! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
SMT166-FMC User Guide
Sundance Multiprocessor Technology Limited Product Specification Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: SMT166-FMC User Guide Revision History
The IEEE 1588 Standard
The IEEE 1588 Standard The IEEE 1588 Standard Synchronizing time between multiple computers in the network has always been a challenge. What is, in the first step, a trivial requirement to equip two or
The Trigger-Time-Event System for the W7-X Experiment
The Trigger-Time-Event System for the W7-X Experiment Jörg Schacht, Helmut Niedermeyer, Christian Wiencke, Jens Hildebrandt and Andreas Wassatsch Abstract-- All control and data acquisition systems of
BES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
FPGA based charge fast histogramming for GEM detector
FPGA based charge fast histogramming for GEM detector Krzysztof T. Pozniak a, A. Byszuk a, M. Chernyshova b, R. Cieszewski a, T. Czarski b, W. Dominik c, K. Jakubowska b, G. Kasprowicz a, J. Rzadkiewicz
Hardware Aspects, Modularity and Integration of an Event Mode Data Acquisition and Instrument Control for the European Spallation Source (ESS)
Hardware Aspects, Modularity and Integration of an Event Mode Data Acquisition and Instrument Control for the European Spallation Source (ESS) T Gahl 1,5, M Hagen 1, R Hall-Wilton 1,2, S Kolya 1, M Koennecke
FMC154. Key Features. Benefits. Local Oscillator (LO) with Input Reference, FMC FMC154
Local Oscillator (LO) with Input Reference, FMC Key Features Benefits AD9164 @ update rate of 10 GSPS with 16-bit DAC Direct Synthesizer (DDS) Local Oscillator via DDS Local Oscillator via PLL FPGA Mezzanine
EN port managed Ethernet switch with 8x10/100Base-T(X) and 2xGigabit combo ports, SFP socket
EN50155 10-port managed Ethernet switch with 8x10/100Base-T(X) and 2xGigabit combo ports, SFP socket Features Leading EN50155-compliant Ethernet switch for rolling stock application World s fastest Redundant
DT7816 Linux Data Acquisition Real-Time High Performance ARM Module for Embedded Applications
DT7816 Linux Data Acquisition Real-Time High Performance ARM Module for Embedded Applications The DT7816 is a high performance, System on Module (SOM) for data acquisition, featuring an embedded Cortex-A8
New! New! New! New! New!
New! New! New! New! New! Models 72664, Model 74664 Model 73664 General Information Models 72664, are members of the Cobalt family of high-performance CompactPCI s based on the Xilinx Virtex-6 FPGA. They
SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web:
A Windows /Linux Embedded Single Board Computer with XMC IO Site FEATURES Combines an industry standard COM CPU module with an XMC IO module in a compact, stand alone design Scalable CPU performance from
OP5600 & OP7000. High performance Real-Time simulators. Yahia Bouzid 25 th June2013
OP5600 & OP7000 High performance Real-Time simulators Yahia Bouzid 25 th June2013 Contents Model-based design concept Applications Rapid Control Prototyping Hardware in-the-loop OPAL-RT Real-Time simulators
White Rabbit PTP Core User s Manual
White Rabbit PTP Core User s Manual December 2015 (wrpc-v3.0) Building and Running Grzegorz Daniluk (CERN BE-CO-HT) i Table of Contents Introduction.......................................................
Schematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
DRAFT. Dual Time Scale in Factory & Energy Automation. White Paper about Industrial Time Synchronization. (IEEE 802.
SIEMENS AG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 DRAFT Dual Time Scale in Factory & Energy Automation White Paper about Industrial
XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change
Advanced Information Subject To Change XMC-RFSOC-A XMC Module Xilinx Zynq UltraScale+ RFSOC Overview PanaTeQ s XMC-RFSOC-A is a XMC module based on the Zynq UltraScale+ RFSoC device from Xilinx. The Zynq
Globally Synchronized time via Datacenter Networks
1 Globally Synchronized time via Datacenter Networks Ki Suh Lee Cornell University Joint work with Han Wang, Vishal Shrivastav and Hakim Weatherspoon 2 Synchronized Clocks Fundamental for network and distributed
DT7837. ARM Module for Embedded Applications. Overview. Key Features. Supported Operating Systems
DT7837 ARM Module for Embedded Applications Overview The DT7837 is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements with an embedded Cortex-A8 600 MHz ARM
PROFIBUS-DP to G-64 CONFIGURABLE INTERFACE
EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH CERN SL DIVISION SL-Note-2001-016 BT PROFIBUS-DP to G-64 CONFIGURABLE INTERFACE E. Carlier, A. Moreno Forrellad # (SL/BT), J. Rochez (IT/CO) and J. Serrano (PS/CO)
Readout Systems. Liquid Argon TPC Analog multiplexed ASICs SiPM arrays. CAEN 2016 / 2017 Product Catalog
Readout Systems Liquid Argon TPC Analog multiplexed ASICs SiPM arrays CAEN 2016 / 2017 Product Catalog 192 Readout Systems SY2791 Liquid Argon TPC Readout System The SY2791 is a complete detector readout
DT7837 ARM Module for Embedded Applications
DT7837 ARM Module for Embedded Applications The DT7837 is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements with an embedded Cortex-A8 600MHz ARM processor.
FPGA FIRMWARE FRAMEWORK FOR MTCA.4 AMC MODULES*
FPGA FIRMWARE FRAMEWORK FOR MTCA.4 AMC MODULES* Lukasz Butkowski, Tomasz Kozak, Bin Yang, DESY, Hamburg, Germany Paweł Prędki, DMCS, Lodz University of Technology, Lodz, Poland Radoslaw Rybaniec, ISE,
THE ALFA TRIGGER SIMULATOR
Vol. 46 (2015) ACTA PHYSICA POLONICA B No 7 THE ALFA TRIGGER SIMULATOR B. Dziedzic Tadeusz Kościuszko Cracow University of Technology, Institute of Physics Podchorążych 1, 30-084 Kraków, Poland K. Korcyl
Developing and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies
Developing and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies MIL-STD-1553 The MIL-STD-1553 protocol standard was first published in 1973 by the U.S.
Product Specification. High Performance Simultaneous Data Acquisition
ACQ480ELF Product Specification High Performance Simultaneous Data Acquisition Rev 4 Page 1 of 7 Date: 28 March 2016 Table of Contents 1 Product Description...3 1.1 Product Variants...3 1.2 Applications...3
Y. Artyukh, V.Vedin, E. Boole, V. Bespalko, G. Ozolinsh. Presentation is supported by: European Regional Structural Fund
Institute of Electronics and Computer Sciences Riga, LATVIA "Eventech" Ltd, Riga, LATVIA Y. Artyukh, V.Vedin, E. Boole, V. Bespalko, G. Ozolinsh Presentation is supported by: European Regional Structural
PoS(ICRC2017)808. A Trigger Interface Board to manage trigger and timing signals in CTA Large-Sized Telescope and Medium-Sized Telescope cameras
A Trigger Interface Board to manage trigger and timing signals in CTA Large-Sized Telescope and Medium-Sized Telescope cameras Pablo Peñil 1, Luis Ángel Tejedor 1, Juan Abel Barrio 1, 1, for the CTA consortium
A mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique
A 0.0066mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique Wei Deng, Dongsheng Yang, Tomohiro Ueno, Teerachot Siriburanon,
Reliability in White Rabbit Network
Reliability in White Rabbit Network Maciej Lipiński Hardware and Timing Section / Institute of Electronic Systems CERN / Warsaw University of Technology February 8 & 9, 2013 Wilga Symposium Warsaw Maciej
Optimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
Distribuzione di Tempo e Frequenza integrata con OTN e DWDM. D. Calonico, INRIM.
Distribuzione di Tempo e Frequenza integrata con OTN e DWDM D. Calonico, INRIM d.calonico@inrim.it -NEXT I have a dream After the INRIM/Garr collaboration started in 2018 ELISA2028 embedding TTTA Time
OPTIONS FOR NEXT GENERATION DIGITAL ACQUISITION SYSTEMS
OPTIONS FOR NEXT GENERATION DIGITAL ACQUISITION SYSTEMS A. Boccardi, CERN, Geneva, Switzerland Abstract Digital acquisition system designers have an always increasing number of options in terms of bus
FMC250. Key Features. Benefits. FMC Dual ADC 12-bit 2.6 GSPS, Single DAC 16-bit 12 GSPS FMC+ FMC250. Dual AD9625 ADC 12-bit at 2.6/2.5/2.
FMC+ FMC Dual ADC 12-bit 2.6 GSPS, Single DAC 16-bit 12 GSPS Key Features Dual AD9625 ADC 12-bit at 2.6/2.5/2.0 GSPS 8 JESD204B lanes from each ADC is routed to the FMC+ connector Single DAC AD9164/AD9162
Free and Open Source Software at CERN: Integration of Drivers in The Linux Kernel
Free and Open Source Software at CERN: Integration of Drivers in The Linux Kernel Juan David González Cobas, Samuel Iglesias Gonsálvez, Julian Howard Lewis, Javier Serrano, Manohar Vanga (CERN, Geneva),
Electronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
ESS BCM Firmware. ESS ESS BCM Firmware Maurizio Donna
ESS BCM Firmware ESS ESS BCM Firmware 2017-06-12 Maurizio Donna ESS BCM FIRMWARE ESS platform migration BCM Optical link ESS DEVENV for IKCs ESS BCM FIRMWARE ESS platform migration BPM Optical link ESS
SOFTWARE DEFINED RADIO
SOFTWARE DEFINED RADIO USR SDR WORKSHOP, SEPTEMBER 2017 PROF. MARCELO SEGURA SESSION 1: SDR PLATFORMS 1 PARAMETER TO BE CONSIDER 2 Bandwidth: bigger band better analysis possibilities. Spurious free BW:
VARAN Client Board VEB 011/012 Versatile Automation Random Access Network
VARAN Client Board VEB 011/012 Versatile Automation Random Access Network This client board provides a simple method of connecting any periphery modules to the VARAN bus. 10.08.2011 Page 1 Technical Data
Vertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
F271XA Fiber-Optic Telephone Modem Technical Manual
F271XA Fiber-Optic Telephone Modem Technical Manual Revision B August 2011 VERSITRON, Inc. 83 Albe Drive / Suite C Newark, DE 19702 www.versitron.com Safeguarding Communications Since 1958 PROPRIETARY
White Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
24DSI16WRC Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels
24DSI16WRC Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels Features Include: Available in PMC, PCI, cpci and PC104-Plus
Stefan Koestner on behalf of the LHCb Online Group ( IEEE - Nuclear Science Symposium San Diego, Oct.
Stefan Koestner on behalf of the LHCb Online Group (email: Stefan.Koestner@cern.ch) IEEE - Nuclear Science Symposium San Diego, Oct. 31 st 2006 Dedicated to B-physics : single arm forward spectrometer
Product Specification. High Performance Simultaneous Data Acquisition
ACQ425ELF Product Specification High Performance Simultaneous Data Acquisition Page 1 of 9 Table of Contents 1 Product Description...3 1.1 Product Variants...3 1.2 Applications...3 1.3 Overview...3 1.4
The Intelligent FPGA Data Acquisition
The Intelligent FPGA Data Acquisition Dominic Gaisbauer, Stefan Huber, Igor Konorov, Dmytro Levit, Prof. Dr. Stephan Paul, Dominik Steffen d.gaisbauer@tum.de Technische Universität München Institute for
Improving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) WHITE PAPER
Improving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) WHITE PAPER Improving Mobile Backhaul Network Reliability with Carrier-Class IEEE 1588 (PTP) Grandmaster Hardware Redundancy
A Fast Ethernet Tester Using FPGAs and Handel-C
A Fast Ethernet Tester Using FPGAs and Handel-C R. Beuran, R.W. Dobinson, S. Haas, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu Copyright 2000 OPNET Technologies, Inc. The Large Hadron Collider at CERN
Adapter Modules for FlexRIO
Adapter Modules for FlexRIO Ravichandran Raghavan Technical Marketing Engineer National Instruments FlexRIO LabVIEW FPGA-Enabled Instrumentation 2 NI FlexRIO System Architecture PXI/PXIe NI FlexRIO Adapter
Cloudberry CM-1600-NTS series, Network Time Server, PTP or NTP with 8 Port Managed Gigabit Ethernet Capability
Cloudberry CM-1600-NTS series, Network Time Server, PTP or NTP with 8 Port Managed Gigabit Ethernet Capability Features NTP/SNTP time server PTP v1 or v2 Grand Master Clock PTP v1 or v2 Transparent Clock
TOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007
TOF Electronics J. Schambach University of Texas Review, BNL, 2 Aug 2007 1 Outline Electronics Overview Trigger & DAQ Interfaces Board Status, Tests & Plans 2 Electronics for One Side 3 Tray Level Electronics
Product Information Sheet PX Channel, 14-Bit Waveform Digitizer
Product Information Sheet PX14400 2 Channel, 14-Bit Waveform Digitizer FEATURES 2 Analog Channels at up to 400 MHz Sample Rate per Channel 14 Bits of Resolution Bandwidth from 100 KHz to 400 MHz 1 Gigabyte
System-vision DDM. Network connection. Monitoring and Configuration interface
PRODUCT OVERVIEW 3ISYS-ETH-8C2FC-POE is managed redundant ring Ethernet switch with 8x10/100Base-T(X) ports with PoE (P.S.E.) function and 2xGigabit combo ports. With completely support of Ethernet redundancy