Certified Wireless USB Wire Adapter Model

Size: px
Start display at page:

Download "Certified Wireless USB Wire Adapter Model"

Transcription

1 Certified Wireless Wire Adapter Model Abdul R. Ismail Intel Corporation Content also provided by: Matt Katagiri, NEC

2 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Wire Adapter Device Class Software Architecture Summary 3

3 Purpose of Wire Adapter To provide a -to-wireless bridge Host side wireless extension To easily convert wired devices to wireless Device side wireless extension To be an enabler of Certified Wireless technology and inherit the popularity of the most successful interface in the world 4

4 Two Types of Wire Adapter Host Wire Adapter and Device Wire Adapter Host Wire Adapter: HWA Device Wire Adapter: DWA 5

5 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Software-Hardware Interface Wire Adapter Device Class Summary 6

6 Topology Topology Driver Stack Host Host 2 HWA HWA Certified Wireless CW CW Native Device Native Device Existing Device Drivers DWA DWA DWA DWA CW CW Native Device Native Device DWA DWA DWA DWA HWA HWA Host Host DI 7

7 Transfer Overview: Hardware Transferred 64 KB Pipes Virtual Connection to Transfer 64 KB Driver Stack Device Device Driver Driver DI 2 Host Host 64KB Host Host Driver Driver Device Max Packet Size 8

8 Transfer Overview: Certified Wireless Hardware Transferred 64 KB 2 Pipes Virtual Connection to Transfer 64 KB Driver Stack Device Device Driver Driver DI DWA DWA 32 KB 32 KB DWA DWA Device Max. Packet Size Certified Wireless DI HWA HWA 32 KB 32 KB HWA HWA 2 DI Host Host 32 KB 32 KB Host Host DWA Max. Packet Size HWA Max. Packet Size 9

9 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Wire Adapter Device Class Software Architecture Summary 10

10 Basic Theory of Delivery Certified Wireless Host < Wireless > Dev ID = 02h EP # = 3h Direction = OUT Transfer type = bulk MPS = 2 KB Speed = 480 Mbps Burst size = 4 DWA Let s assume this host is like the current host. In this case, the driver knows all of the transfer information and sets the registers with appropriate values to transfer the data to the DWA. Device 11

11 Basic Theory of Delivery Certified Wireless Host < Wireless > Dev ID = 02h EP # = 3h Direction = OUT Transfer type = bulk MPS = 2 KB Speed = 480 Mbps Burst size = 4 DWA Same Information < > Dev Address = 01h EP # = 4h Direction = OUT Transfer type = bulk MPS = 512B Speed = HS Device < > Dev Address = 01h EP # = 4h Direction = OUT Transfer type = bulk MPS = 512B Speed = HS Let s add all the transfer information on the top of the data packet. 12

12 Basic Theory of Delivery Certified Wireless Host < Wireless > Dev ID = 02h EP # = 3h Direction = OUT Transfer type = bulk MPS = 2 KB Speed = 480 Mbps Burst size = 4 DWA Device DWA retrieves the transfer information from the data packet and uses it to initiate the transfer. < > Dev Address = 01h EP # = 4h Direction = OUT Transfer type = bulk MPS = 512B Speed = HS 13

13 Basic Theory of Delivery Certified Wireless Host DWA Device 14

14 Local base of Transfer Information Certified Wireless Host DWA Device ID=2 < Wireless > Dev ID = 02h EP # = 3h Direction = OUT Transfer type = bulk MPS = 2 KB Speed = 480 Mbps Burst size = 4 ID Dev Addr, EP#, Dir, T.Type, MPS, Speed 01h, 0h, CTL, 512B, HS 01h, 1h, IN, INT, 64B, HS 01h, 4h, OUT, BLK, 512B, HS 03h, 0h, CTL, 64, FS 4 03h, 3h, IN, ISO, 1023B, FS packet to DWA only has to have transfer information ID 15

15 Local base of Transfer Information Certified Wireless Host TR DWA Transfer Request Packet with RPipe Index Packet in MPS on Wireless One Transfer ID Device Dev Addr, EP#, Dir, T.Type, MPS, Speed 01h, 0h, CTL, 512B, HS 01h, 1h, IN, INT, 64B, HS 01h, 4h, OUT, BLK, 512B, HS 03h, 0h, CTL, 64, FS 03h, 3h, IN, ISO, 1023B, FS Each transfer information set is called RPipe Remote Pipe, or 16

16 Delivery Summary TR TR Host Wire Adapter and Device Wire Adapter Host Wire Adapter: HWA Device Wire Adapter: DWA 17

17 Delivery Summary Host Wire Adapter and Device Wire Adapter TR TR Host Wire Adapter: HWA Device Wire Adapter: DWA 17

18 Delivery Detail: Bulk, Control Certified Wireless Host Step 0: RPipe Setup DWA Device TR Step 1: Send Step 2: Send Step 3: Send Step 4: Send TR Step 5: Send Step 6: Send Step 7: Send Step 8: Send Step Number Upstream BUS Downstream BUS This Period varies Execution Timing Time 18

19 Delivery Detail: ISO Certified Wireless Host Step 0: RPipe Setup DWA Device Step 1: Send Step 2: Send Step 3: Send Step 4: Send Step 5: Send Step 6: Send Step 7: Send 1 Upstream BUS Service Period 1 Downstream BUS Service Period Step Number Upstream BUS Downstream BUS Execution Timing Time 19

20 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Wire Adapter Device Class Software Architecture Summary 20

21 Hardware Architecture Device Ctl/Status Port Ctl/Status (DWA Only) Media Device Controller Remote Pipes Host Transaction Engine Port Port Ports (DWA Only) 21

22 Media Device Controller Handles upstream communications with host Choice of upstream media type is dependent on the type of WA HWA: 2.0 device controller DWA: Certified Wireless device controller Device Ctl/Status Processes wire adapter class-specific requests Handles / Certified Wireless standard requests Usually implemented as endpoint controller Port Ctl/Status (DWA Only) Media Device Controller Remote Pipes Host Transaction Engine Port Ports Port (DWA Only) 22

23 Device Control and Status Provides device control and status information Controlled using standard and class specific command Standard requests Get device descriptor Set address Class-specific requests Get wire adapter status Set/clear wire adapter feature Device Ctl/Status Port Ctl/Status (DWA Only) Media Device Controller Remote Pipes Host Transaction Engine Port Ports Port (DWA Only) 23

24 Port Control and Status Ports are only present on DWAs Similar to port control of wired 2.0 hub Controls the physical downstream ports on a device wire adapter Device Ctl/Status Controlled using class specific CW requests Class-specific root Port requests Reset Enable/disable Suspend/resume Port Ctl/Status (DWA Only) Media Device Controller Remote Pipes Host Transaction Engine Port Ports Port (DWA Only) 24

25 Remote Pipe RPipe attributes Endpoint context Amount of buffer /RPipe Number of requests Type of transfer Re-configuration of RPipe Get RPipe and save Set RPipe w/new Restore w/set RPipe w/old descriptor accept transfer requests and data from host Min. 1, max Recommended 2 number of supported devices Device Ctl/Status Media Device Controller Functions Convert transfer requests to individual transactions Pass transactions to host transaction engine Return transfer status and data to host OUT: transfer result IN: transfer result + data received from device Port Ctl/Status (DWA Only) Remote Pipes Host Transaction Engine Port Ports Port (DWA Only) 25

26 Host Transaction Engine RPipes provide the work to be done and control information Transaction control SOF and token generation (DWA) MMC and W X CTA generation (HWA) Prioritize RPipe by transfer types Device Ctl/Status Media Device Controller Priority service to periodic RPipes Isochronous, interrupt Round-robin service to asynchronous RPipes Bulk, control Port Ctl/Status (DWA Only) Remote Pipes Host Transaction Engine Port Ports Port (DWA Only) 26

27 Synchronization Timing PC or HWA Wireless.2.0 DWA Bus B Bus C 2.0 Device X microseconds Bus Timings Y microseconds Bus B MMC MMC Drift Synchronize Counter (DWA) Drift Synchronize Counter (DWA) Bus C SOF SOF SOF FrameNumber = N FrameNumber = N FrameNumber = N+1 FrameNumber = N+1 SOF All clocks under an HWA are synchronized - Device wire adapters - Certified Wireless devices 17-bit Frame counter 8-bit 125 µs Counter 27

28 Architecture Summary Wire adapters expose a interface Host wire adapter is a 2.0 device Device wire adapter is a Certified Wireless device Scalability No data rate relationships between layers Specification allows vendors to develop both complex wire adapters as well as simple dedicated wire adapters Cost sensitivity Managed within the device framework Buffer oriented data delivery model DWAs synchronize their downstream clock to the upstream Certified Wireless clock 28

29 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Wire Adapter Device Class Software Architecture Summary 29

30 Wire Adapter Device Class The class definition describes the interface to a WA Descriptors (standard and class-specific) Describes wire adapter data delivery model Applies to both host and device wire adapters 30

31 Wire Adapter Device Control The default endpoint is used to manage the WA device Categories of requests: Wire adapter control Remote pipe control and status Port control and status (DWA only) Association and security (HWA only) 31

32 Wire Adapter Control Ability to reset, enable/disable the wire adapter Set/clear wire adapter feature Get the current status of the wire adapter Get wire adapter status 32

33 Host Wire Adapter Control Add/remove information elements from an MMC Add/remove MMC IE Set the interval and number of DNTS slots Set Num DNTS Slots Set the device availability info Set device info Time-related information Get BPST time Get W time 33

34 Remote Pipe Control and Status This is the heart of the wire adapter The number of RPipes is returned in the WA class-specific WA descriptor Each RPipe is described by an RPipe descriptor Get RPipe descriptor Set RPipe descriptor is used to change the buffer size, transfer type, number of retries, endpoint context on an RPipe 34

35 Remote Pipe Control and Status 2 Transfers on an RPipe may be aborted Abort RPipe An RPipe can be temporarily paused Pause RPipe Host software can get the current state of the RPipe Get RPipe Status 35

36 HWA Association and Security A host wire adapter provides support to connect a device with a Certified Wireless host DN Received notification sent to the host when a DN_Connect is received Hosts add a WCONNECTACK_IE in response using the Add MMC IE request Uses a security descriptor to identify the encryption types supported Supports using individual encryption types for each downstream device Set device encryption Set device key Provides a mechanism to set the key used to communicate with the Certified Wireless cluster Set Group Key 36

37 Wire Adapter Transfer Interface A wire adapter exposes an interface with 3 endpoints Notification endpoint Interrupt IN endpoint that provides notifications to the host, including asynchronous wire adapter status changes and transfer status, port status changes (DWA Only), W device notifications (HWA Only) transfer endpoint pair Bulk OUT endpoint used to send transfer requests and transfer data to the wire adapter Bulk IN endpoint used to return transfer result and data from the wire adapter 37

38 Wire Adapter Transfer Transfer requests and transfer data to a downstream device are sent on the data transfer OUT endpoint All transfer requests contain an RPipe index The transfer request is sent as separate packet, followed by n transfer data packets Packetization information for an isochronous transfer request is sent immediately before the transfer data on an HWA Packetization information is included in the Wireless header of the data packet for a DWA Transfer completion notification is returned on the notification endpoint Transfer result and data from a device is returned on the data transfer IN endpoint 38

39 Certified Wireless Device Enumeration Continued 39

40 Certified Wireless Device Enumeration Security enumeration Get Security Descriptor, Set Encryption, 4-Way-Handshake Normal enumeration Get Device Descriptor, Set Address, Get Configuration etc. 40

41 DWA Isochronous Streaming Interface Optional interface required to support Isochronous traffic Consists of 1 to 27 W isochronous endpoints All endpoints support continuously scalable dynamic switching Max. packet size and stream delay for a stream set using Set Isochronous Endpoint Attributes request Mapping from the upstream endpoint to the downstream endpoint is stored in an RPipe descriptor 41

42 DWA Isochronous Transfer A downstream isochronous endpoint has a matching upstream CW isochronous endpoint to a downstream endpoint is sent to the corresponding upstream CW endpoint The DWA recovers packetization information and presentation time from the W isochronous packets from a device is returned to the host on the corresponding DWA CW isochronous IN endpoint The DWA adds the packetization information and presentation time to the W isochronous packets The DWA drops data if the buffer overflows for that particular endpoint No Transfer Completion notification is returned 42

43 Agenda Overview Software-Hardware Overview Delivery Mechanism: RPipe Hardware Architecture Wire Adapter Device Class Software Architecture Summary 43

44 Software Architecture HWA RDP UPnP Hub Mass Store Video Streaming HID Etc. UWB Security & BW Services NDIS TCP/IP IP Miniport Wire Adapter MiniPort Port Existing SW New OS SW New Vendor S/W *HWA Composite Driver EHCI Port EHCI Hardware 44

45 Summary Enabler of Certified Wireless technology Two types of wire adapters HWA and DWA Defined as and Certified Wireless device device framework Utilize current infrastructure New concept: remote pipe Proved concept Prototypes from multiple companies 45

46 Back-up Slides

47 Read Request Sequence Continued 49

48 Read Request Sequence 50

49 Flow - Request Sequence Open Pipe Request Mass Storage Class Driver Open Pipe1 EP Address (2, 8) Max Packet 200H usbwa Converted to Set RPipe Descriptor control transfer request [RPipe1, 2, 8, 200H] Targeted at EP Address (1, 0) Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK The Wire Adapter processes the control transfer and configures its RPipe. All subsequent requests using this RPipe Index will be sent to EP Address 2, 8 software HARDWARE 51

50 Flow Request Sequence Read Request Bulk Transfer Request Mass Storage Class Driver Issues a read of 64 KB on Pipe1 usbwa This is converted to a bulk transfer request targeted at RPipe1 on the wire adapter s s bulk OUT endpoint Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK The wire adapter processes the transfer request and issues an IN to the Wireless hard disk software HARDWARE 52

51 Flow Request Sequence Read Request Transfer Completion Notification Mass Storage Class Driver usbwa The wire adapter driver receives the transfer completion notification Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK After receiving all the bytes successfully from the Wireless hard disk, the wire adapter sends back a completion notification on its interrupt IN notification endpoint software HARDWARE 53

52 Flow Request Sequence Read Request Transfer Result Mass Storage Class Driver usbwa The wire adapter driver sends down a read request on its Bulk IN endpoint to receive the transfer result from the wire adapter Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK software HARDWARE 54

53 Flow Request Sequence Read Request Transfer Result Mass Storage Class Driver usbwa The wire adapter driver receives the transfer result and decodes which transfer completed Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK The wire adapter returns the transfer result corresponding to the transfer that completed. software HARDWARE 55

54 Flow Request Sequence Read Request Transfer Mass Storage Class Driver usbwa The wire adapter driver sends down a read request on its bulk IN endpoint to receive the data read from the Wireless hard disk Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK The wire adapter sends the data currently in the buffer associated with this RPipe index to the host in response to the IN transactions software HARDWARE 56

55 Flow Request Sequence Read Request Completion Mass Storage Class Driver usbwa The wire adapter driver completes the read request sent down by the mass storage driver Device Address 1 Device Address 2 usbehci EHCI WIRE ADAPTER W HARD DISK software HARDWARE 57

56 DWA Isochronous OUT Example 58

57 Device Manager Example Topology Report 59

58 Remote Pipe State Diagram Configured Not Paused 60

High-Speed WUSB Technology Based on WiMedia.

High-Speed WUSB Technology Based on WiMedia. High-Speed WUSB Technology Based on WiMedia ysnam@dongguk.ac.kr KRnet 2006 Contents I. MBOA/Wimedia/WUSB II. Wireless USB Specification III. WUSB Development Systems IV. Conclusions KRnet 2006 I. MBOA

More information

Device Wire Adapter (DWA) Test Specification. Designed using the Certified Wireless USB Base Specification, Revision 1.0

Device Wire Adapter (DWA) Test Specification. Designed using the Certified Wireless USB Base Specification, Revision 1.0 Device Wire Adapter (DWA) Test Specification Designed using the Certified Wireless USB Base Specification, Revision 1.0 Date: September 27, 2006 Revision: 1.0 Review Draft The information is this document

More information

Wireless USB Periodic Transfer Models. Dan Froelich Intel

Wireless USB Periodic Transfer Models. Dan Froelich Intel Wireless USB Periodic Transfer Models Dan Froelich Intel Agenda Wired Isochronous Model Overview Key Features Wireless Media Reliability Coexistence (Shared With Other Hosts And UWB Devices) Wireless USB

More information

Certified Wireless USB Compliance

Certified Wireless USB Compliance Certified Wireless USB Compliance Dan Froelich Staff Architect/Engineer Intel Corporation Agenda Compliance Program Goals Compliance Process Compliance Devices Test Areas WiMedia WiMedia Mac WiMedia Coexistence

More information

SERIAL BUS COMMUNICATION PROTOCOLS USB

SERIAL BUS COMMUNICATION PROTOCOLS USB DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-20: SERIAL BUS COMMUNICATION PROTOCOLS USB 1 USB Host Applications Connecting flash memory cards, pen-like memory devices, digital camera, printer,

More information

Universal Serial Bus - USB 2.0

Universal Serial Bus - USB 2.0 USB Packet Types USB has four packet types Token packets (type of transaction) Data Packets (payload / information) Handshake Packets (ack & error correction) Start of Frame packets (flag start of a new

More information

WUSB Command Verifier (WUSBCV) Compliance Test Specification. Based on the Certified Wireless Universal Serial Bus Specification, Revision 1.

WUSB Command Verifier (WUSBCV) Compliance Test Specification. Based on the Certified Wireless Universal Serial Bus Specification, Revision 1. WUSB Command Verifier (WUSBCV) Compliance Test Specification Revision 1.0 Based on the Certified Wireless Universal Serial Bus Specification, Revision 1.0 The information is this document is under review

More information

Interrupt transfers & USB 2.0 & USB 3.0. Group Members Mehwish Awan Mehwish Kiran

Interrupt transfers & USB 2.0 & USB 3.0. Group Members Mehwish Awan Mehwish Kiran Interrupt transfers & Isochronous transfers in USB 2.0 & USB 3.0 Group Members Mehwish Awan Mehwish Kiran Agenda What is isochronous transfer? Use of isochronous transfer Format of isochronous transactions

More information

Certified Wireless USB Protocol Dan Froelich

Certified Wireless USB Protocol Dan Froelich Certified Wireless USB Protocol Dan Froelich Intel Corporation Content also provided by: John S. Howard, Intel Corporation Agenda Protocol Components Data Transfers (general model) Device Notifications

More information

Wireless USB Protocol John S. Howard. Senior Architect Intel Corporation

Wireless USB Protocol John S. Howard. Senior Architect Intel Corporation Wireless USB Protocol John S. Howard Senior Architect Intel Corporation Agenda Protocol Components Data Transfers (general model) Device Notifications Flow Control 2 Wireless USB Channel Review Beacon

More information

Chapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses

Chapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses Chapter 11: Input/Output Organisation Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses Objective Familiarize with a standard I/O interface synchronous serial buses USB

More information

Wireless USB Architecture Overview Brad Hosler. Intel Corporation

Wireless USB Architecture Overview Brad Hosler. Intel Corporation Wireless USB Architecture Overview Brad Hosler Intel Corporation Agenda Devcon goals Radio environment (common platform) High level architecture Compliance environment Intellectual Property Industry Enabling

More information

USB. The Universal Serial Bus. Most of the material is taken from Jan Axelsson: USB Complete, third edition Lakeview Research ISBN:

USB. The Universal Serial Bus. Most of the material is taken from Jan Axelsson: USB Complete, third edition Lakeview Research ISBN: USB The Universal Serial Bus Most of the material is taken from Jan Axelsson: USB Complete, third edition Lakeview Research ISBN: 1-931448-02-7 1 Usability, easy to use Demands to forfill Speed, fast enough

More information

Developers Conference 2006 Taipei, Taiwan

Developers Conference 2006 Taipei, Taiwan Developers Conference 2006 Taipei, Taiwan Certified Wireless USB Architecture Overview Brad Hosler Intel Corporation Agenda Devcon goals Radio environment (common platform) High level architecture Compliance

More information

USB 3.0 Software Architecture and Implementation Issues. Terry Moore, CEO MCCI Corporation

USB 3.0 Software Architecture and Implementation Issues. Terry Moore, CEO MCCI Corporation USB 3.0 Software Architecture and Implementation Issues Terry Moore, CEO MCCI Corporation 2009-08-03 Agenda Introducing MCCI USB 3.0 from a Software Perspective USB 3.0 Software Challenges New Device Classes

More information

Introduction to USB/LPC23xx

Introduction to USB/LPC23xx Introduction to USB/LPC23xx Amitkumar (Amit) Bhojraj Business Line Standard IC s Product Line Microcontrollers October 2007 Introduction to USB Agenda LPC23xx Block diagram MCB2300 demo 2 Introduction

More information

Course 10: Interfaces Agenda

Course 10: Interfaces Agenda Course 10: Interfaces 1 Agenda Introduction V.24 interface (RS232) USB 2 Introduction 3 Definition(s) (from the web) A boundary across which two independent systems meet and act on or communicate with

More information

USB Complete. The Developer's Guide Fifth Edition. Jan Axelson. Lakeview Research LLC Madison, WI 53704

USB Complete. The Developer's Guide Fifth Edition. Jan Axelson. Lakeview Research LLC Madison, WI 53704 USB Complete The Developer's Guide Fifth Edition Jan Axelson Lakeview Research LLC Madison, WI 53704 Contents Introduction 1 USB Basics 1 Uses and limits 1 Benefits for users 2 Benefits for developers

More information

This process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS.

This process is a fundamental step for every USB device, fore without it, the device would never be able to be used by the OS. What is USB Enumeration? Enumeration is the process by which a USB device is attached to a system and is assigned a specific numerical address that will be used to access that particular device. It is

More information

Microprocessors LCD Parallel Port USB Port

Microprocessors LCD Parallel Port USB Port Microprocessors LCD Parallel Port USB Port H. Abdoli Bu-Ali Sina University 1 New LCDs Interfacing Lower prices Display numbers, characters, graphics Integrated refreshing controller Ease of programming

More information

Ellisys USB 2.0 Protocol Analyzer

Ellisys USB 2.0 Protocol Analyzer Ellisys USB 2.0 Protocol Analyzer Ellisys USB Explorer 260 Analyzer - Features chart Ellisys USB Explorer 260 Analyzer Features Availability Release date Nov. 2007 Availability From stock Specification

More information

Future Additions: USB: The Universal Serial Bus Dated: 30 August 2017

Future Additions: USB: The Universal Serial Bus Dated: 30 August 2017 Future Additions: USB: The Universal Serial Bus Dated: 30 August 2017 Notes and Items Planned for the Next Edition This document is a list of subjects that I plan to add to a future edition of the book,

More information

ADVANCED OPERATING SYSTEMS USB in a microkernel based operating system

ADVANCED OPERATING SYSTEMS USB in a microkernel based operating system ADVANCED OPERATING SYSTEMS 2015 USB in a microkernel based operating system -1- Agenda Microkernels (history and architecture) USB (hardware and protocol specifics) Challenges providing USB in microkernel

More information

Computer Peripherals

Computer Peripherals Computer Peripherals School of Computer Engineering Nanyang Technological University Singapore These notes are part of a 3rd year undergraduate course called "Computer Peripherals", taught at Nanyang Technological

More information

Compliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK

Compliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK Compliance test method and detailed spec for - USB2.0 Tektronix Korea YJ.PARK 1 Agenda Introduction to USB2.0 Architecture Overview Frame Work and Data Transfer USB2.0 Spec. and Compliance testing Tektronix

More information

Universal Serial Bus Host Stack User s Manual V3.41

Universal Serial Bus Host Stack User s Manual V3.41 μc/ USB Host TM Universal Serial Bus Host Stack User s Manual V3.41 Micrium 1290 Weston Road, Suite 306 Weston, FL 33326 USA www.micrium.com Designations used by companies to distinguish their products

More information

David Harrison, Design Engineer for Model Sounds Inc.

David Harrison, Design Engineer for Model Sounds Inc. David Harrison, Design Engineer for Model Sounds Inc. 1 History -1 In 1994 an alliance of four industry partners (Compaq, Intel, Microsoft and NEC) started to specify the Universal Serial Bus (USB). The

More information

Universal Serial Bus Host Interface on an FPGA

Universal Serial Bus Host Interface on an FPGA Universal Serial Bus Host Interface on an FPGA Application Note For many years, designers have yearned for a general-purpose, high-performance serial communication protocol. The RS-232 and its derivatives

More information

Intel Core M Processor Family I/O

Intel Core M Processor Family I/O Intel Core M Processor Family I/O Specification Update September 2014 Revision 001 Document #: 330838-001 By using this document, in addition to any agreements you have with Intel, you accept the terms

More information

Networking Technologies and Applications

Networking Technologies and Applications Networking Technologies and Applications Rolland Vida BME TMIT September 23, 2016 Aloha Advantages: Different size packets No need for synchronization Simple operation If low upstream traffic, the solution

More information

Understand USB (in Linux)

Understand USB (in Linux) Understand USB (in Linux) Krzysztof Opasiak Samsung R&D Institute Poland 1 Agenda What USB is about? Plug and Play How BadUSB works? May I have my own USB device? Q & A What USB is about? What Internet

More information

Wireless Host Controller Interface Specification for Certified Wireless Universal Serial Bus

Wireless Host Controller Interface Specification for Certified Wireless Universal Serial Bus Wireless Host Controller Interface Specification for Certified Wireless Universal Serial Bus Date: June 16, 2006 Revision: 0.95 THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING

More information

ARM Cortex core microcontrollers

ARM Cortex core microcontrollers ARM Cortex core microcontrollers 11 th Universal Serial Bus Balázs Scherer Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2017 Goals Cheap standardized

More information

Digital Logic Level. Buses PCI (..continued) PTE MIK MIT

Digital Logic Level. Buses PCI (..continued) PTE MIK MIT Digital Logic Level Buses PCI (..continued) varady.geza@mik.pte.hu PTE MIK MIT PCI - arbitration REQ# GNT# REQ# GNT# PCI arbiter REQ# GNT# The PCI bus has to be acquired before use by the devices PCI uses

More information

Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software.

Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software. Debug USB Faster with USB Class-Level Decoding Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software. What are USB

More information

Medium Access Control. IEEE , Token Rings. CSMA/CD in WLANs? Ethernet MAC Algorithm. MACA Solution for Hidden Terminal Problem

Medium Access Control. IEEE , Token Rings. CSMA/CD in WLANs? Ethernet MAC Algorithm. MACA Solution for Hidden Terminal Problem Medium Access Control IEEE 802.11, Token Rings Wireless channel is a shared medium Need access control mechanism to avoid interference Why not CSMA/CD? 9/15/06 CS/ECE 438 - UIUC, Fall 2006 1 9/15/06 CS/ECE

More information

Intel 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH)

Intel 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) Intel 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) Specification Update Revision 005 Notice: The Intel 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) may contain

More information

Ausgewählte Betriebssysteme - Mark Russinovich & David Solomon (used with permission of authors)

Ausgewählte Betriebssysteme - Mark Russinovich & David Solomon (used with permission of authors) Outline Windows 2000 - The I/O Structure Ausgewählte Betriebssysteme Institut Betriebssysteme Fakultät Informatik Components of I/O System Plug n Play Management Power Management I/O Data Structures File

More information

M Tech credit seminar report, Electronic Systems group, EE Dept, IIT Bombay, submitted Nov 2002 UNIVERSAL SERIAL BUS

M Tech credit seminar report, Electronic Systems group, EE Dept, IIT Bombay, submitted Nov 2002 UNIVERSAL SERIAL BUS M Tech credit seminar report, Electronic Systems group, EE Dept, IIT Bombay, submitted Nov 2002 UNIVERSAL SERIAL BUS Bandaru Raja Sekhar (02307046) Supervisor: rof.c.andey Abstract Universal Serial Bus

More information

IEEE , Token Rings. 10/11/06 CS/ECE UIUC, Fall

IEEE , Token Rings. 10/11/06 CS/ECE UIUC, Fall IEEE 802.11, Token Rings 10/11/06 CS/ECE 438 - UIUC, Fall 2006 1 Medium Access Control Wireless channel is a shared medium Need access control mechanism to avoid interference Why not CSMA/CD? 10/11/06

More information

ECE 485/585 Microprocessor System Design

ECE 485/585 Microprocessor System Design Microprocessor System Design Lecture 17: Serial Buses USB Disks and other I/O Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture

More information

USB for Embedded Devices. Mohit Maheshwari Prashant Garg

USB for Embedded Devices. Mohit Maheshwari Prashant Garg USB for Embedded Devices Mohit Maheshwari 200601008 Prashant Garg 200601144 USB : An Introduction The Universal Serial Bus (USB) is a specification developed by Compaq, Intel, Microsoft and NEC, joined

More information

Local Area Networks (LANs) SMU CSE 5344 /

Local Area Networks (LANs) SMU CSE 5344 / Local Area Networks (LANs) SMU CSE 5344 / 7344 1 LAN/MAN Technology Factors Topology Transmission Medium Medium Access Control Techniques SMU CSE 5344 / 7344 2 Topologies Topology: the shape of a communication

More information

Intel 9 Series Chipset Family Platform Controller Hub (PCH)

Intel 9 Series Chipset Family Platform Controller Hub (PCH) Intel 9 Series Chipset Family Platform Controller Hub (PCH) Specification Update October 2014 Revision 002 Notice: The Intel 9 Series Chipset Family Platform Controller Hub (PCH) may contain design defects

More information

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In

More information

PCI Express System Interconnect Software Architecture for PowerQUICC TM III-based Systems

PCI Express System Interconnect Software Architecture for PowerQUICC TM III-based Systems PCI Express System Interconnect Software Architecture for PowerQUICC TM III-based Systems Application Note AN-573 By Craig Hackney Introduction A multi-peer system using a standard-based PCI Express multi-port

More information

Developers Conference 2007 Amsterdam, The Netherlands

Developers Conference 2007 Amsterdam, The Netherlands Developers Conference 2007 Amsterdam, The Netherlands Wireless USB 1.1 Additions and Improvements Rahman Ismail Sr. Software Architect Intel Corporation Focus Areas Wireless USB Additions/Modifications

More information

Lesson 2-3: The IEEE x MAC Layer

Lesson 2-3: The IEEE x MAC Layer Module 2: Establishing Wireless Connectivity Lesson 2-3: The IEEE 802.11x MAC Layer Lesson Overview This lesson describes basic IEEE 802.11x MAC operation, beginning with an explanation of contention schemes

More information

Lecture 9: Bridging. CSE 123: Computer Networks Alex C. Snoeren

Lecture 9: Bridging. CSE 123: Computer Networks Alex C. Snoeren Lecture 9: Bridging CSE 123: Computer Networks Alex C. Snoeren Lecture 9 Overview Finishing up media access Ethernet Contention-free methods (rings) Moving beyond one wire Link technologies have limits

More information

Computer Architecture CS 355 Busses & I/O System

Computer Architecture CS 355 Busses & I/O System Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic

More information

Real-Time USB Communication in the Quest Operating System

Real-Time USB Communication in the Quest Operating System Real-Time USB Communication in the Quest Operating System Eric Missimer, Ye Li, Richard West Eric Missimer, Ye Li, Richard West Real-Time USB 1 Table of contents 1 Contributions 2 3 4 5 Eric Missimer,

More information

USB3DevIP Data Recorder by FAT32 Design Rev Mar-15

USB3DevIP Data Recorder by FAT32 Design Rev Mar-15 1 Introduction USB3DevIP Data Recorder by FAT32 Design Rev1.1 13-Mar-15 Figure 1 FAT32 Data Recorder Hardware on CycloneVE board The demo system implements USB3 Device IP to be USB3 Mass storage device

More information

... Application Note AN-531. PCI Express System Interconnect Software Architecture. Notes Introduction. System Architecture.

... Application Note AN-531. PCI Express System Interconnect Software Architecture. Notes Introduction. System Architecture. PCI Express System Interconnect Software Architecture Application Note AN-531 Introduction By Kwok Kong A multi-peer system using a standard-based PCI Express (PCIe ) multi-port switch as the system interconnect

More information

Peripheral Component Interconnect - Express

Peripheral Component Interconnect - Express PCIe Peripheral Component Interconnect - Express Preceded by PCI and PCI-X But completely different physically Logical configuration separate from the physical configuration Logical configuration is backward

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems COP 4610: Introduction to Operating Systems (Spring 2015) Chapter 13: I/O Systems Zhi Wang Florida State University Content I/O hardware Application I/O interface Kernel I/O subsystem I/O performance Objectives

More information

Bulk endpoints transport data whenever required and reliably; bulk data is acknowledged and therefore fault tolerant.

Bulk endpoints transport data whenever required and reliably; bulk data is acknowledged and therefore fault tolerant. DIY IN THIS DOCUMENT The way of thinking Specifying and discovering device capabilities What to do with your data Programming Devices Summary The (Universal Serial Bus) standard has been with us for many

More information

USB Feature Specification: Shared Endpoints

USB Feature Specification: Shared Endpoints USB Feature Specification: Shared Endpoints SYSTEMSOFT CORPORATION INTEL CORPORATION Revision 1.0 October 27, 1999 USB Feature Specification: Shared Endpoints Revision 1.0 Revision History Revision Issue

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance Objectives Explore the structure of an operating

More information

Enabling Multi-peer Support with a Standard-Based PCI Express Multi-ported Switch

Enabling Multi-peer Support with a Standard-Based PCI Express Multi-ported Switch Enabling Multi-peer Support with a Standard-Based PCI Express Multi-ported Switch White Paper Introduction By Kwok Kong There are basically three different types of devices in a native PCI Express (PCIe

More information

USB Framework, IP Core and related software Tropea S.E., Melo R.A.

USB Framework, IP Core and related software Tropea S.E., Melo R.A. USB Framework, IP Core and related software Tropea S.E., Melo R.A. Why? We develop embedded systems that usually connect to a PC. Parallel and serial ports obsolete in favor of USB. Faster Plug & play

More information

Achieving UFS Host Throughput For System Performance

Achieving UFS Host Throughput For System Performance Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host

More information

USB Compliance Checklist

USB Compliance Checklist USB Compliance Checklist Peripheral Silicon (excluding hubs) July 19, 1999 USB Device Product Information Date July 19, 1999 Vendor Name Motorola Vendor Street Address Vendor City, State, Zip Vendor Phone

More information

Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION

Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers

More information

Design and Performance Evaluation of a New Spatial Reuse FireWire Protocol. Master s thesis defense by Vijay Chandramohan

Design and Performance Evaluation of a New Spatial Reuse FireWire Protocol. Master s thesis defense by Vijay Chandramohan Design and Performance Evaluation of a New Spatial Reuse FireWire Protocol Master s thesis defense by Vijay Chandramohan Committee Members: Dr. Christensen (Major Professor) Dr. Labrador Dr. Ranganathan

More information

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2. BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance I/O Hardware Incredible variety of I/O devices Common

More information

More on IO: The Universal Serial Bus (USB)

More on IO: The Universal Serial Bus (USB) ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up

More information

Computer Networks Principles LAN - Ethernet

Computer Networks Principles LAN - Ethernet Computer Networks Principles LAN - Ethernet Prof. Andrzej Duda duda@imag.fr http://duda.imag.fr 1 Interconnection structure - layer 3 interconnection layer 3 router subnetwork 1 interconnection layer 2

More information

The control of I/O devices is a major concern for OS designers

The control of I/O devices is a major concern for OS designers Lecture Overview I/O devices I/O hardware Interrupts Direct memory access Device dimensions Device drivers Kernel I/O subsystem Operating Systems - June 26, 2001 I/O Device Issues The control of I/O devices

More information

USB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface Introduction

USB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface Introduction USB 3.0 A Cost Effective High Bandwidth Solution for FPGA Host Interface Introduction The USB 3.0 has revolutionized the world of desktops and mobile devices by bringing much higher bandwidth and better

More information

2. THE PCI EXPRESS BUS

2. THE PCI EXPRESS BUS 1 2. THE PCI EXPRESS BUS This laboratory work presents the serial variant of the PCI bus, referred to as PCI Express. After an overview of the PCI Express bus, details about its architecture are presented,

More information

Testing and Debugging

Testing and Debugging Testing and Debugging 17 Testing and Debugging Tools In addition to the chip-specific development boards and debugging software described in Chapter 6, a variety of other hardware and software tools can

More information

An Introduction to Universal Serial Bus

An Introduction to Universal Serial Bus An Introduction to Universal Serial Bus Neil Scott June 27, 2008 NEIL SCOTT JUNE 27, 2008 1 Overview Introduction History Hierarchy Enumeration Demonstration Circuit Conclusions Questions NEIL SCOTT JUNE

More information

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info. A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment

More information

CSE 461: Multiple Access Networks. This Lecture

CSE 461: Multiple Access Networks. This Lecture CSE 461: Multiple Access Networks This Lecture Key Focus: How do multiple parties share a wire? This is the Medium Access Control (MAC) portion of the Link Layer Randomized access protocols: 1. Aloha 2.

More information

ECE 551 System on Chip Design

ECE 551 System on Chip Design ECE 551 System on Chip Design Introducing Bus Communications Garrett S. Rose Fall 2018 Emerging Applications Requirements Data Flow vs. Processing µp µp Mem Bus DRAMC Core 2 Core N Main Bus µp Core 1 SoCs

More information

Fuzzing the USB in your devices

Fuzzing the USB in your devices Fuzzing the USB in your devices or How to root your USB-stick Olle Segerdahl olle@nxs.se whoami Technical IT-sec background Currently in Information Assurance When you're sure it does what it's specified

More information

SL811HS Embedded USB Host/Slave Controller

SL811HS Embedded USB Host/Slave Controller SL811HS Embedded USB Host/Slave Controller Features First USB Host/Slave controller for embedded systems in the market with a standard microprocessor bus interface Supports both full speed (12 Mbps) and

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance 13.2 Silberschatz, Galvin

More information

Chapter 13: I/O Systems. Chapter 13: I/O Systems. Objectives. I/O Hardware. A Typical PC Bus Structure. Device I/O Port Locations on PCs (partial)

Chapter 13: I/O Systems. Chapter 13: I/O Systems. Objectives. I/O Hardware. A Typical PC Bus Structure. Device I/O Port Locations on PCs (partial) Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance 13.2 Silberschatz, Galvin

More information

Virtex-7 FPGA Gen3 Integrated Block for PCI Express

Virtex-7 FPGA Gen3 Integrated Block for PCI Express Virtex-7 FPGA Gen3 Integrated Block for PCI Express Product Guide Table of Contents Chapter 1: Overview Feature Summary.................................................................. 9 Applications......................................................................

More information

by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS

by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS by I.-C. Lin, Dept. CS, NCTU. Textbook: Operating System Concepts 8ed CHAPTER 13: I/O SYSTEMS Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests

More information

How to fix Usually Slightly Broken devices and drivers?

How to fix Usually Slightly Broken devices and drivers? How to fix Usually Slightly Broken devices and drivers? Krzysztof Opasiak Samsung R&D Institute Poland Agenda USB basics Plug & Play Plug & do what I want Plug & tell me more Summary Q & A 1 This presentation

More information

USB INTERFACE AND DRIVER Mentor: Dr. Yann Hang Lee Team Members: Jubin Mehta, Koshik Samota (jmehta3,

USB INTERFACE AND DRIVER Mentor: Dr. Yann Hang Lee Team Members: Jubin Mehta, Koshik Samota   (jmehta3, USB INTERFACE AND DRIVER Mentor: Dr. Yann Hang Lee Team Members: Jubin Mehta, Koshik Samota Email: (jmehta3, ksamota)@asu.edu INTRODUCTION With so much advancement in technology, producing, processing

More information

Module 12: I/O Systems

Module 12: I/O Systems Module 12: I/O Systems I/O hardwared Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Performance 12.1 I/O Hardware Incredible variety of I/O devices Common

More information

Debugging Usually Slightly Broken Devices and Drivers

Debugging Usually Slightly Broken Devices and Drivers Debugging Usually Slightly Broken Devices and Drivers Krzysztof Opasiak Samsung R&D Institute Poland Agenda USB basics Plug & Play Plug & do what I want Plug & tell me more Summary Q & A 1 This presentation

More information

SL811HS Embedded USB Host/Slave Controller

SL811HS Embedded USB Host/Slave Controller SL811HS Embedded USB Host/Slave Controller 1.0 Features The first USB Host/Slave controller for embedded systems in the market with a standard microprocessor bus interface. Supports both full-speed (12

More information

TUSB73x0 xhci Host Controller Driver Release Notes

TUSB73x0 xhci Host Controller Driver Release Notes TUSB73x0 xhci Host Controller Driver Release Notes February 11, 2014 Version 1.16.4 NOTE: U1/U2 link power management support is disabled for maximum compatibility as a number of devices currently on the

More information

PON Functional Requirements: Services and Performance

PON Functional Requirements: Services and Performance PON Functional Requirements: Services and Performance Dolors Sala Ajay Gummalla {dolors,ajay}@broadcom.com July 10-12, 2001 Ethernet in the First Mile Study Group 1 July 2001 Objective Outline the PON-specific

More information

Che-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University

Che-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University Che-Wei Chang chewei@mail.cgu.edu.tw Department of Computer Science and Information Engineering, Chang Gung University l Chapter 10: File System l Chapter 11: Implementing File-Systems l Chapter 12: Mass-Storage

More information

USB Implementers Forum Compliance Document USB 2.0 Interoperability and EHCI Test Procedures

USB Implementers Forum Compliance Document USB 2.0 Interoperability and EHCI Test Procedures USB Implementers Forum Compliance Document USB 2.0 and EHCI Test Procedures Revision 1.2 January 2017 Table of Figures: Figure 1: USB 2.0 EHCI Configuration When Product Under Test is a Peripheral Figure

More information

Embedded USB Host/Slave Controller

Embedded USB Host/Slave Controller Embedded USB Host/Slave Controller Features Introduction First USB Host/Slave controller for embedded systems in the market with a standard microprocessor bus interface Supports both full speed (12 Mbps)

More information

Delivering Voice over IEEE WLAN Networks

Delivering Voice over IEEE WLAN Networks Delivering Voice over IEEE 802.11 WLAN Networks Al Petrick, Jim Zyren, Juan Figueroa Harris Semiconductor Palm Bay Florida Abstract The IEEE 802.11 wireless LAN standard was developed primarily for packet

More information

QEMU AS A USB MTP RESPONDER

QEMU AS A USB MTP RESPONDER QEMU AS A USB MTP RESPONDER Bandan Das KVM Forum 2016 1. 1 MULTIPLE WAYS TO SHARE FOLDERS, SUCH AS: Network based - NFS/Samba/SSHFS Device based Virtio - 9pfs, virtio-serial usb-mtp 2.

More information

Operating Systems 2010/2011

Operating Systems 2010/2011 Operating Systems 2010/2011 Input/Output Systems part 1 (ch13) Shudong Chen 1 Objectives Discuss the principles of I/O hardware and its complexity Explore the structure of an operating system s I/O subsystem

More information

UWBTRACER /TRAINER. Protocol Verification for Certified Wireless USB (WUSB) and WiMedia Ultra Wideband Applications

UWBTRACER /TRAINER. Protocol Verification for Certified Wireless USB (WUSB) and WiMedia Ultra Wideband Applications UWBTRACER /TRAINER Protocol Verification for Certified Wireless USB (WUSB) and WiMedia Ultra Wideband Applications LeCroy s UWBTracer/Trainer system is the industry s most advanced verification tool for

More information

Quality of Service (QoS) Settings on AP541N Access Point

Quality of Service (QoS) Settings on AP541N Access Point Quality of Service (QoS) Settings on AP541N Access Point Objective Quality of Service (QoS) is a technique used to achieve better performance for a computer network and is also used to enhance the quality

More information

I/O Systems. Amir H. Payberah. Amirkabir University of Technology (Tehran Polytechnic)

I/O Systems. Amir H. Payberah. Amirkabir University of Technology (Tehran Polytechnic) I/O Systems Amir H. Payberah amir@sics.se Amirkabir University of Technology (Tehran Polytechnic) Amir H. Payberah (Tehran Polytechnic) I/O Systems 1393/9/15 1 / 57 Motivation Amir H. Payberah (Tehran

More information

Links. Error Detection. Link Layer. Multiple access protocols. Nodes Links Frame. Shared channel Problem: collisions How nodes share a channel

Links. Error Detection. Link Layer. Multiple access protocols. Nodes Links Frame. Shared channel Problem: collisions How nodes share a channel Link Layer Error Detection Nodes Links Frame R yclic Redundancy hecksum Parity its More about this in exercise! Data Link Layer -1 Data Link Layer -2 Links Two types of links : point-to-point broadcast

More information

Defining Networks with the OSI Model. Module 2

Defining Networks with the OSI Model. Module 2 Defining Networks with the OSI Model Module 2 Objectives Skills Concepts Objective Domain Description Objective Domain Number Understanding OSI Basics Defining the Communications Subnetwork Defining the

More information