Keywords: Processing Element, Motion Estimation, BIST, Error Detection, Error Correction, Residue-Quotient(RQ) Code.
|
|
- Reynold Merritt
- 6 years ago
- Views:
Transcription
1 ISSN Vol.03,Issue.31 October-2014, Pages: FPGA Implementation of Error Detection and Correction Architecture for Motion Estimation in Video Coding Systems ZARA NILOUFER 1, SK.AHMEDUDDIN ZAKIR 2 1 PG Scholar, Dept of ECE, Shadan College of Engineering & Technology, Hyderabad, India, Zara.nilofer@gmail.com. 2 Asst Prof, Dept of ECE, Shadan College of Engineering & Technology, Hyderabad, India, syezakir@gmail.com. Abstract: Motion Estimation (ME) is the critical part of any video coding system as the video quality will be affected if an error has occurred in the ME. In order to test Motion Estimation in a video coding system an Error Detection and Correction Architecture (EDCA) is designed based on the Residue-and-Quotient (RQ) code. Multiple bit errors in the processing element (PE) i.e., key component of a ME, can be detected and the original data can be recovered effectively by using EDCA design. BIST technique iss utilised for testing. Experimental results indicate that the proposed design can detect multiple bit errors within lesser clock cycles. Keywords: Processing Element, Motion Estimation, BIST, Error Detection, Error Correction, Residue-Quotient(RQ) Code. I. INTRODUCTION Design for Testability (DFT) techniques are required in order to improve the quality and reduce the test cost of the digital circuit, while at the same time simplifying the test, debug and diagnose tasks. Logic built-in self-test (BIST) is a design for testability technique in which a portion of a circuit on a chip, board, or system is used to test the digital logic circuit itself. BIST technique for testing logic circuits can be online or offline. Online BIST is performed when the functional circuitry is in normal operational mode. In concurrent online BIST, testing is conducted simultaneously during normal functional operation. The functional circuitry is usually implemented with coding techniques. Video compression is achieved on two separate fronts by eliminating spatial redundancies and temporal redundancies from video signals. Removing spatial redundancies involves the task of removing video information that is consistently repeated within certain areas of a single frame. For example a frame shot of a blue sky will have a consistent shade of blue across the entire frame. This information can be compressed through the use of various discreet cosine transformations that map a given image in terms of its light or colour intensities. This paves the way for spatial compression by only capturing the distinct intensities, instead of the spread of intensities over the entire frame. Since compression through removing spatial redundancies does not involve the use of motion estimation. Compression through the removal of temporal redundancies involves compressing information that is repeated over a given sequence of frames. Consequently, the motion estimation process is the process of deriving a suitable Motion Vector (MV) that best describes the spatial movement of objects from one frame to the next. Motion compensation is a key process in temporal video compression, which eliminates temporal redundancies found in video. Temporal redundancy occurs when an identical set of pixels exist across multiple video frames. Generally, Motion Estimation Computing Array (MECA) performs up to 50% of computations in the entire video coding system. In VCS, Video data needs to be compressed before storage and transmission, complex algorithms are required to eliminate the redundancy, extracting the redundant information. Motion Estimation (ME) is the process of creating motion vectors to track the motion of objects within video footage. It is an essential part of many compression standards and is a crucial component of the H.264 video compression standard. In particular ME can consist of over 40% of the total computation. Motion Estimation is the technique of finding a suitable Motion Vector (MV) that best describes the movement of a set of pixels from its original position within one frame to its new positions in the subsequent frame. Encoding just the motion vector for the set of pixels requires significantly less bits than what is required to encode the entire set of pixels, while still retaining enough information to reproduce the original video sequence. II. RELATED WORK The Existing EDCA scheme consists of two major blocks, i.e. error detection circuit (EDC) and data recovery circuit (DRC), to detect the errors and recover the corresponding data in a specific CUT is as shown in Fig.1. The test code generator (TCG) in the architecture utilizes the concepts of RQ code to generate the corresponding test codes for error detection and data recovery. The output from the Processing element (PE) is compared with the test code values in the EDC. The output of EDC indicates the occurrence of error. DRC is in charge of recovering data from TCG. Additionally, 2014 IJSETR. All rights reserved.
2 a selector is enabled to select the error free data or datarecovery results. A ME consists of many PE s incorporated in a 1-D or 2-D array for video encoding applications. Fig.1. shows the proposed EDCA circuit design for a specific Pei of a ME. This architecture consists of blocks that generate the residue and quotient values that are used to detect the errors. ZARA NILOUFER, SK.AHMEDUDDIN ZAKIR pixels as shown in Fig.3. Generally, a PE is made up of two adders (an 8-bit adder and a 12-bit adder) and accumulator. Fig.3. Processing Element Module Schematic Diagram. Fig.1. Existing error detection and correction architecture. III. IMPLEMENTATION OF PROPOSED EDCA DESIGN The proposed EDCA circuit design consists of two Processing elements (PEs) and two TCGs. 8bit current pixel and 8 bit reference pixel are given to each of PE1, PE2 and TCG1, TCG2.PE block generates SAD value which is input to RQCG circuit.the RQCG circuit generates Residue and Quotient (RQ) codes which are taken by Error Detection Circuit(EDC). The EDC circuit compares test codes from Test Code Generator (TCG) circuit and RQCQ circuit as shown in Fig.2. If the output of EDC circuit is generated as 0, the circuit is assumed As error free and MUX generates next PE. If EDC generates output as 1 then MUX selector takes corrected value from Data Recovery Circuit (DRC). Fig.2. Proposed EDCA Circuit Design. A. Processing Element Processing element calculates the sum of absolute differences (SAD) between current pixels and reference B. Fault Model A more practical approach is to select specific test patterns based on circuit structural information and a set of fault models. This approach is called structural testing. Structural testing saves time and improves test efficiency. A stuck-at fault affects the state of logic signals on lines in a logic circuit, including primary inputs (PIs), primary outputs (POs), internal gate inputs and outputs, fan-out stems (sources), and fan-out branches. A stuck-at fault transforms the correct value on the faulty signal line to appear to be stuck at a constant logic value, either logic 0 or logic 1, referred to as stuck-at-0 (SA0) or stuck-at-1 (SA1), respectively. The stuck at fault model can also be applied to sequential circuits; however, high fault coverage test generation for sequential circuits is much more difficult than for combinational circuits. The stuck-at (SA) model, must be adopted to cover actual failures in the interconnect data bus between PEs. The SA fault in a ME architecture can incur errors in computing SAD values. A distorted computational error and the magnitude of e are assumed here to be equal to - SAD SAD where SAD denotes the computed SAD value with SA faults. C. Residue and Quotient Generation Earlier codes like Parity Codes, Berger Codes were used for detecting a single bit error. Next evolved the residue code which is generally a separable arithmetic code that estimates the residue of the given data and appends it to the data. This code is capable of detecting a single bit error. Error detection logic using residue codes are simple and it can be easily implemented. For instance, assume that N denotes an integer, N1and N2 represent data words, and m refers to the modulus. A separate residue code is one in which N is coded as a pair (N, N m ).Notably; N m is the residue of N modulo m. However, only a bit error can be detected based on the residue code. Additionally, error correction is not possible by using the residue codes. Therefore, this work presents a quotient code to assist the residue code in detecting multiple bit errors and recovering errors. The mathematical model of RQ code is simply described as follows. Assume that binary data X is expressed as (1)
3 FPGA Implementation of Error Detection and Correction Architecture for Motion Estimation in Video Coding Systems The RQ code for X modulo m is expressed as R= X M and area and the Ref_pixel of the current macro block. The SAD Q= X/m respectively. Notably, i denotes the largest value for the macro block with size of NxN can be evaluated: integer not exceeding I. According to the above RQ code expression, the corresponding circuit design of the RQCG can be realized. In order to simplify the complexity of circuit design, the implementation of the module is generally dependent on the addition operation. Additionally, based on (7) the concept of residue code, the following definitions shown Where r xij, q xij and r yij, q yij denote the corresponding RQ code can be applied to generate the RQ code for circuit design. of X ij and Y ij modulo m. Importantly, X ij and Y ij represents the luminance pixel value of Cur_pixel and Ref_pixel, Definition 1: respectively. Based on the definitions shown in (2) and (3) the generation of the RQ code (R T and Q T ) from the TCG (2) block is obtained. The circuit design of TCG is achieved by Definition 2: equations (8) and (9), Let, then (3) To accelerate the circuit design of RQCG, the binary data shown in (1) can generally be divided into two parts: (4) Significantly, the value of k is equal to n/2 and the data formation of Y 0 and Y 1 are a decimal system. If the modulus m= (2 power k) -1, then the residue code of X modulo m is given by, (8) (5) Where (6) Since the value of Y 0 and Y 1 is generally greater than that of modulus m, the equations in (5) and (6) must be simplified further to replace the complex module operation with a simple addition operation by using the parameters Z 0, Z 1, α and β. Based on (5) and (6), the corresponding circuit design of the RQCG is easily realized by using the simple adders (ADDs). Namely, the RQ code can be generated with a low complexity and little hardware cost. D. Test Code Generation (TCG) TCG is the main block of the proposed EDCA design. Test Code Generation (TCG) design is based on the ability of the RQCG circuit to generate corresponding test codes in order to detect errors and recovers data. The specific PEi estimates the absolute difference between the Cur_pixel of the search E. Error Detection Process Error Detection Circuit (EDC) is used to perform the operation of error detection in the specific Pei as shown in Fig.2. This block is used to compare the output from the TCG i.e., (R T and Q T ) with output from RQCG1 i.e., (R PEi and Q PEi ), in order to detect the occurrence of an error. If the value of R PEi R T and Q PEi Q T, then the error in the PEi can be detected. The EDC output is then generated as a 0/1 signal to indicate that the tested PEi is error free/ with error. F. DRC Block The original data is recovered in the Data Recovery Circuit (DRC) during error correction process, by separating (9)
4 the RQ code from the TCG. The data recovery is possible by implementing the mathematical model as, (10) The proposed EDCA design executes the error detection and data recovery operations simultaneously. Additionally, error-free data from the tested PE i or the data recovery that results from DRC is selected by a multiplexer (MUX) to pass to the next specific PE i +1for subsequent testing. ZARA NILOUFER, SK.AHMEDUDDIN ZAKIR codes for each pixel value in the macroblock. Though this architecture can detect multiple bit errors, it took 16 clock pluses to get the output. To overcome this disadvantage, the proposed architecture is used which has 2 PEs and TCGs for computing the test codes for the pixel values. Verification of the proposed design is performed by using VHDL and then synthesized by using Mentor Graphics with the target device as 2V1500bg575 from the family Virtex II. The performance of the proposed EDCA design is estimated in terms of its speed. In this architecture, the pixel values in the 4x4 macroblock are taken out for the code generation based on the clocking signal. At each triggering edge of the clock the 8-bit pixel value from the ref_pixel and cur_pixel is taken and given to the TCG and PE blocks for code generation. The generated code from test code generation block and the RQCG output is compared in the EDC block, output of which indicates the error is avoided. TABLE I: Comparison Of Speeds Fig.4. Example of pixel values. G. Sample Calculation A sample of the 16 pixels for a 4x4 macro block is taken. Fig.4 presents an example of pixel values of the Cur_pixel and Ref_pixel. Based on (7), the SAD value of the 4x4 macro block is (11) Table 1 shows that the speed and high throughput are achieved by using 2 PEs and 2 TCGS and giving 8 pixels to each PE and TCG.The overall strategy is based on RQ code generation which can detect multiple bit errors within and also correct it. V. CONCLUSION The proposed architecture which increases the speedup as well as the throughput. The memory can keep the data path fully utilized in video processing function implementations which ensures high-speed operation and full utilization of the processing resources. The modulo is assumed here to be m=2 6-1=63. Thus, based on (8) and (9), the RQ code of the SAD value shown in (11) are R PEi = R T = =45 and Q PEi = Q T = 2124/63 =33. Since the value of R PEi (Q PEi ) is equal to R T (Q T ), EDC is enabled and a signal 0 is generated to describe a situation in which the specific is error-free. Conversely, if SA1 and SA0 errors occur in bits 1 and 12 of a specific PEi, i.e., the pixel values of PEi, 2124= ( )2is turned into 77= ( )2, resulting in the transformation of the RQ code of R PEi and Q PEi into 77 =14and 77/63 =1. Thus, an error signal 1 is generated from EDC and sent to the MUX in order to select the recovery results from DRC. IV. RESULTS AND DISCUSSIONS Residue-and-quotient code is used in the existing error detection architecture that has single Processing Element and Test Code Generation (TCG) block for computing the test VI. ACKNOWLEDGMENT I would like to thank my HOD Mr. Mohammed Abdul Mubeen and to my beloved guide S.K.Ahmeduddin Zakir for their continuous support and guidance. VII. REFERENCES [1] Y.W.Huang, B.Y.Hsieh,S.Y. Chien, S.Y. Ma, and L.G. Chen, Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC, IEEE Trans. Circuits Syst.Video Technol., Vol.16,no.4,pp ,Apr [2] S.Surin and Y.H. Hu, Frame-level pipeline motion estimation array processor, IEEE Trans. Circuits Syst. Video Technol., vol. 11, no.2, pp , Feb [3] M.Y.Dong, S.H.Yang, and S.K. Lu, Design-fortestability techniques for motion estimation computing arrays, in Proc. Int. Conf. Commun., Circuits Syst., May 2008, pp [4] J.F. Lin, J.C. Yeh, R.F. Hung, and C.W. Wu, A built-in self repair design for RAMs with 2-D redundancy, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no. 6, pp , Jun [5] C.L. Hsu, C.H. Cheng, and Y. Liu, Built-in self detection/correction architecture for motion estimation
5 FPGA Implementation of Error Detection and Correction Architecture for Motion Estimation in Video Coding Systems computing arrays, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no.2, pp , Feb [6] S.Bayat-Sarmadi and M.A. Hasan, On concurrent detection of errors in polynomial basis multiplication, IEEE Trans. Very Large Scale Integr. (VLSI) Systs., vol. 15, no.4, pp , Apr [7] D. K. Park, H.M.Cho, S.B. Cho, and J.H. Lee, A fast motion estimation algorithm for SAD optimization in subpixel, Proc. Int. Symp. Integr. Circuits, Sep. 2007, pp [8] C.W. Chiou, C.C. Chang, C.Y. Lee, T.W. Hou, and J.M. Lin, Concurrent error detection and correction in Gaussian normal basis multiplier over GF (2^m), IEEE Trans. Comput., vol.58, no.6, pp , Jun [9] Chang- Hsin Cheng, Yu Liu, and Chun-Lung Hsu, Member, IEEE Design of an Error Detection and Data recovery Architecture for Motion Estimation Testing Applications, IEEE transactions on Very Large scale integration (VLSI) systems, vol.20, no.4, April [10] L.Breveglieri, P. Maistri, and I. Koren, Anote on error detection in an RSA architecture by means of residue codes, in Proc. IEEE Int. Symp. On-Line Testing, Jul. 2006,
Detecting and Correcting the Multiple Errors in Video Coding System
International Journal of Research Studies in Science, Engineering and Technology Volume 2, Issue 8, August 2015, PP 99-106 ISSN 2349-4751 (Print) & ISSN 2349-476X (Online) Detecting and Correcting the
More informationDetecting and Correcting the Multiple Errors in Video Coding System
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 7, July 2015, PP 92-98 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Detecting and Correcting the Multiple Errors
More informationArchitecture to Detect and Correct Error in Motion Estimation of Video System Based on RQ Code
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 7, July 2015, PP 152-159 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Architecture to Detect and Correct Error
More informationIJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN
Implementation of EDDR Architecture for High Speed Motion Estimation Testing Applications A.MADHAV KUMAR #1, S.RAGAHAVA RAO #2,B.V.RAMANA #3, V.RAMOJI #4 ECE Department, Bonam Venkata Chalamayya Institute
More informationFPGA Based Low Area Motion Estimation with BISCD Architecture
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3 Issue 10 October, 2014 Page No. 8610-8614 FPGA Based Low Area Motion Estimation with BISCD Architecture R.Pragathi,
More informationIMPLEMENTATION OF ROBUST ARCHITECTURE FOR ERROR DETECTION AND DATA RECOVERY IN MOTION ESTIMATION ON FPGA
IMPLEMENTATION OF ROBUST ARCHITECTURE FOR ERROR DETECTION AND DATA RECOVERY IN MOTION ESTIMATION ON FPGA V.V.S.V.S. RAMACHANDRAM 1 & FINNEY DANIEL. N 2 1,2 Department of ECE, Pragati Engineering College,
More informationDESIGN FOR TESTABILITY TECHNIQUES FOR VIDEO CODING SYSTEMS
DESIGN FOR TESTABILITY TECHNIQUES FOR VIDEO CODING SYSTEMS PARSHA SRIKANTH1, SD.RAZIYA SULTHANA2 E-mail: Parshasrikanth5@gmail.com, razia14@gmail.com Abstract- Motion estimation algorithms are used in
More informationVLSI Architecture to Detect/Correct Errors in Motion Estimation Using Biresidue Codes
VLSI Architecture to Detect/Correct Errors in Motion Estimation Using Biresidue Codes Harsha Priya. M 1, Jyothi Kamatam 2, Y. Aruna Suhasini Devi 3 1,2 Assistant Professor, 3 Associate Professor, Department
More informationBuilt In Self Test For Multi Error Detection In Motion Estimation Computing Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 2 (Sep. Oct. 2013), PP 23-29 e-issn: 2319 4200, p-issn No. : 2319 4197 Built In Self Test For Multi Error Detection In Motion Estimation
More informationA VLSI Architecture for H.264/AVC Variable Block Size Motion Estimation
Journal of Automation and Control Engineering Vol. 3, No. 1, February 20 A VLSI Architecture for H.264/AVC Variable Block Size Motion Estimation Dam. Minh Tung and Tran. Le Thang Dong Center of Electrical
More informationMultiFrame Fast Search Motion Estimation and VLSI Architecture
International Journal of Scientific and Research Publications, Volume 2, Issue 7, July 2012 1 MultiFrame Fast Search Motion Estimation and VLSI Architecture Dr.D.Jackuline Moni ¹ K.Priyadarshini ² 1 Karunya
More informationPOWER CONSUMPTION AND MEMORY AWARE VLSI ARCHITECTURE FOR MOTION ESTIMATION
POWER CONSUMPTION AND MEMORY AWARE VLSI ARCHITECTURE FOR MOTION ESTIMATION K.Priyadarshini, Research Scholar, Department Of ECE, Trichy Engineering College ; D.Jackuline Moni,Professor,Department Of ECE,Karunya
More informationISSN Vol.08,Issue.12, September-2016, Pages:
ISSN 2348 2370 Vol.08,Issue.12, September-2016, Pages:2273-2277 www.ijatir.org G. DIVYA JYOTHI REDDY 1, V. ROOPA REDDY 2 1 PG Scholar, Dept of ECE, TKR Engineering College, Hyderabad, TS, India, E-mail:
More informationHIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE
HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE Anni Benitta.M #1 and Felcy Jeba Malar.M *2 1# Centre for excellence in VLSI Design, ECE, KCG College of Technology, Chennai, Tamilnadu
More informationARITHMETIC operations based on residue number systems
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 2, FEBRUARY 2006 133 Improved Memoryless RNS Forward Converter Based on the Periodicity of Residues A. B. Premkumar, Senior Member,
More informationAn Efficient Carry Select Adder with Less Delay and Reduced Area Application
An Efficient Carry Select Adder with Less Delay and Reduced Area Application Pandu Ranga Rao #1 Priyanka Halle #2 # Associate Professor Department of ECE Sreyas Institute of Engineering and Technology,
More informationA High Sensitive and Fast Motion Estimation for One Bit Transformation Using SSD
Vol.2, Issue.3, May-June 2012 pp-702-706 ISSN: 2249-6645 A High Sensitive and Fast Motion Estimation for One Bit Transformation Using SSD Pratheepa.A 1, Anita Titus 2 1 ME-VLSI Design 2 Dept of ECE Easwari
More informationDesign and Implementation of VLSI 8 Bit Systolic Array Multiplier
Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,
More informationKeywords: Fast Fourier Transforms (FFT), Multipath Delay Commutator (MDC), Pipelined Architecture, Radix-2 k, VLSI.
ww.semargroup.org www.ijvdcs.org ISSN 2322-0929 Vol.02, Issue.05, August-2014, Pages:0294-0298 Radix-2 k Feed Forward FFT Architectures K.KIRAN KUMAR 1, M.MADHU BABU 2 1 PG Scholar, Dept of VLSI & ES,
More informationHigh Performance Hardware Architectures for A Hexagon-Based Motion Estimation Algorithm
High Performance Hardware Architectures for A Hexagon-Based Motion Estimation Algorithm Ozgur Tasdizen 1,2,a, Abdulkadir Akin 1,2,b, Halil Kukner 1,2,c, Ilker Hamzaoglu 1,d, H. Fatih Ugurdag 3,e 1 Electronics
More informationEnhanced Hexagon with Early Termination Algorithm for Motion estimation
Volume No - 5, Issue No - 1, January, 2017 Enhanced Hexagon with Early Termination Algorithm for Motion estimation Neethu Susan Idiculay Assistant Professor, Department of Applied Electronics & Instrumentation,
More informationDESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY
DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY Saroja pasumarti, Asst.professor, Department Of Electronics and Communication Engineering, Chaitanya Engineering
More informationA High-Speed FPGA Implementation of an RSD-Based ECC Processor
RESEARCH ARTICLE International Journal of Engineering and Techniques - Volume 4 Issue 1, Jan Feb 2018 A High-Speed FPGA Implementation of an RSD-Based ECC Processor 1 K Durga Prasad, 2 M.Suresh kumar 1
More informationVLSI Design and Implementation of High Speed and High Throughput DADDA Multiplier
VLSI Design and Implementation of High Speed and High Throughput DADDA Multiplier U.V.N.S.Suhitha Student Department of ECE, BVC College of Engineering, AP, India. Abstract: The ever growing need for improved
More informationImplementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator
Implementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator A.Sindhu 1, K.PriyaMeenakshi 2 PG Student [VLSI], Dept. of ECE, Muthayammal Engineering College, Rasipuram, Tamil Nadu,
More informationAiyar, Mani Laxman. Keywords: MPEG4, H.264, HEVC, HDTV, DVB, FIR.
2015; 2(2): 201-209 IJMRD 2015; 2(2): 201-209 www.allsubjectjournal.com Received: 07-01-2015 Accepted: 10-02-2015 E-ISSN: 2349-4182 P-ISSN: 2349-5979 Impact factor: 3.762 Aiyar, Mani Laxman Dept. Of ECE,
More informationAUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM
AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM B.HARIKRISHNA 1, DR.S.RAVI 2 1 Sathyabama Univeristy, Chennai, India 2 Department of Electronics Engineering, Dr. M. G. R. Univeristy, Chennai,
More informationISSN Vol.05,Issue.09, September-2017, Pages:
WWW.IJITECH.ORG ISSN 2321-8665 Vol.05,Issue.09, September-2017, Pages:1693-1697 AJJAM PUSHPA 1, C. H. RAMA MOHAN 2 1 PG Scholar, Dept of ECE(DECS), Shirdi Sai Institute of Science and Technology, Anantapuramu,
More informationHigh Performance and Area Efficient DSP Architecture using Dadda Multiplier
2017 IJSRST Volume 3 Issue 6 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology High Performance and Area Efficient DSP Architecture using Dadda Multiplier V.Kiran Kumar
More informationDYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech)
DYNAMIC CIRCUIT TECHNIQUE FOR LOW- POWER MICROPROCESSORS Kuruva Hanumantha Rao 1 (M.tech) K.Prasad Babu 2 M.tech (Ph.d) hanumanthurao19@gmail.com 1 kprasadbabuece433@gmail.com 2 1 PG scholar, VLSI, St.JOHNS
More informationArea and Power efficient MST core supported video codec using CSDA
International Journal of Science, Engineering and Technology Research (IJSETR), Volume 4, Issue 6, June 0 Area and Power efficient MST core supported video codec using A B.Sutha Sivakumari*, B.Mohan**
More informationDesign of a High Speed CAVLC Encoder and Decoder with Parallel Data Path
Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path G Abhilash M.Tech Student, CVSR College of Engineering, Department of Electronics and Communication Engineering, Hyderabad, Andhra
More informationKeywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.
ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,
More informationImplementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture
International Journal of Computer Trends and Technology (IJCTT) volume 5 number 5 Nov 2013 Implementation of Lifting-Based Two Dimensional Discrete Wavelet Transform on FPGA Using Pipeline Architecture
More informationDESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES
Volume 120 No. 6 2018, 4453-4466 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume 9 /Issue 3 / OCT 2017
Design of Low Power Adder in ALU Using Flexible Charge Recycling Dynamic Circuit Pallavi Mamidala 1 K. Anil kumar 2 mamidalapallavi@gmail.com 1 anilkumar10436@gmail.com 2 1 Assistant Professor, Dept of
More informationWORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS
WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS 1 B.SARGUNAM, 2 Dr.R.DHANASEKARAN 1 Assistant Professor, Department of ECE, Avinashilingam University, Coimbatore 2 Professor & Director-Research,
More informationTESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS
TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS Navaneetha Velammal M. 1, Nirmal Kumar P. 2 and Getzie Prija A. 1 1 Department of Electronics and Communications
More informationDUE to the high computational complexity and real-time
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 15, NO. 3, MARCH 2005 445 A Memory-Efficient Realization of Cyclic Convolution and Its Application to Discrete Cosine Transform Hun-Chen
More informationVLSI IMPLEMENTATION OF ERROR TOLERANCE ANALYSIS
VLSI IMPLEMENTATION OF ERROR TOLERANCE ANALYSIS FOR PIPELINE BASED DWT IN JPEG 2000 ENCODER Rajamanickam. G & Jayamani. S Deptt. of ECE, KSR College of Tech., Anna University, Coimbatore, Tiruchengode
More informationImproving Energy Efficiency of Block-Matching Motion Estimation Using Dynamic Partial Reconfiguration
, pp.517-521 http://dx.doi.org/10.14257/astl.2015.1 Improving Energy Efficiency of Block-Matching Motion Estimation Using Dynamic Partial Reconfiguration Jooheung Lee 1 and Jungwon Cho 2, * 1 Dept. of
More informationAN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES
AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES S. SRINIVAS KUMAR *, R.BASAVARAJU ** * PG Scholar, Electronics and Communication Engineering, CRIT
More informationImplementation of Pipelined Architecture Based on the DCT and Quantization For JPEG Image Compression
Volume 01, No. 01 www.semargroups.org Jul-Dec 2012, P.P. 60-66 Implementation of Pipelined Architecture Based on the DCT and Quantization For JPEG Image Compression A.PAVANI 1,C.HEMASUNDARA RAO 2,A.BALAJI
More informationAvailable online at ScienceDirect. Procedia Technology 25 (2016 )
Available online at www.sciencedirect.com ScienceDirect Procedia Technology 25 (2016 ) 544 551 Global Colloquium in Recent Advancement and Effectual Researches in Engineering, Science and Technology (RAEREST
More information@ 2014 SEMAR GROUPS TECHNICAL SOCIETY.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.02, February-2014, Pages:0350-0355 Performance Improvement in Fault Detection Schemes for the Advanced Encryption Standard Using Composite
More informationHigh Performance VLSI Architecture of Fractional Motion Estimation for H.264/AVC
Journal of Computational Information Systems 7: 8 (2011) 2843-2850 Available at http://www.jofcis.com High Performance VLSI Architecture of Fractional Motion Estimation for H.264/AVC Meihua GU 1,2, Ningmei
More informationInternational Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
An Efficient Implementation of Double Precision Floating Point Multiplier Using Booth Algorithm Pallavi Ramteke 1, Dr. N. N. Mhala 2, Prof. P. R. Lakhe M.Tech [IV Sem], Dept. of Comm. Engg., S.D.C.E, [Selukate],
More informationSoft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study
Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study Bradley F. Dutton, Graduate Student Member, IEEE, and Charles E. Stroud, Fellow, IEEE Dept. of Electrical and Computer Engineering
More informationArea And Power Optimized One-Dimensional Median Filter
Area And Power Optimized One-Dimensional Median Filter P. Premalatha, Ms. P. Karthika Rani, M.E., PG Scholar, Assistant Professor, PA College of Engineering and Technology, PA College of Engineering and
More informationSpeed Optimised CORDIC Based Fast Algorithm for DCT
GRD Journals Global Research and Development Journal for Engineering International Conference on Innovations in Engineering and Technology (ICIET) - 2016 July 2016 e-issn: 2455-5703 Speed Optimised CORDIC
More informationDESIGN AND PERFORMANCE ANALYSIS OF CARRY SELECT ADDER
DESIGN AND PERFORMANCE ANALYSIS OF CARRY SELECT ADDER Bhuvaneswaran.M 1, Elamathi.K 2 Assistant Professor, Muthayammal Engineering college, Rasipuram, Tamil Nadu, India 1 Assistant Professor, Muthayammal
More informationA Comparison of Two Algorithms Involving Montgomery Modular Multiplication
ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology An ISO 3297: 2007 Certified Organization Volume 6, Special Issue 5,
More informationEfficient VLSI Huffman encoder implementation and its application in high rate serial data encoding
LETTER IEICE Electronics Express, Vol.14, No.21, 1 11 Efficient VLSI Huffman encoder implementation and its application in high rate serial data encoding Rongshan Wei a) and Xingang Zhang College of Physics
More informationDesign and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field
Design and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field Veerraju kaki Electronics and Communication Engineering, India Abstract- In the present work, a low-complexity
More informationMODULO 2 n + 1 MAC UNIT
Int. J. Elec&Electr.Eng&Telecoms. 2013 Sithara Sha and Shajimon K John, 2013 Research Paper MODULO 2 n + 1 MAC UNIT ISSN 2319 2518 www.ijeetc.com Vol. 2, No. 4, October 2013 2013 IJEETC. All Rights Reserved
More informationUsing Error Detection Codes to detect fault attacks on Symmetric Key Ciphers
Using Error Detection Codes to detect fault attacks on Symmetric Key Ciphers Israel Koren Department of Electrical and Computer Engineering Univ. of Massachusetts, Amherst, MA collaborating with Luca Breveglieri,
More informationHIGH-THROUGHPUT FINITE FIELD MULTIPLIERS USING REDUNDANT BASIS FOR FPGA AND ASIC IMPLEMENTATIONS
HIGH-THROUGHPUT FINITE FIELD MULTIPLIERS USING REDUNDANT BASIS FOR FPGA AND ASIC IMPLEMENTATIONS Shaik.Sooraj, Jabeena shaik,m.tech Department of Electronics and communication Engineering, Quba College
More informationDesign and Implementation of CVNS Based Low Power 64-Bit Adder
Design and Implementation of CVNS Based Low Power 64-Bit Adder Ch.Vijay Kumar Department of ECE Embedded Systems & VLSI Design Vishakhapatnam, India Sri.Sagara Pandu Department of ECE Embedded Systems
More informationFast Decision of Block size, Prediction Mode and Intra Block for H.264 Intra Prediction EE Gaurav Hansda
Fast Decision of Block size, Prediction Mode and Intra Block for H.264 Intra Prediction EE 5359 Gaurav Hansda 1000721849 gaurav.hansda@mavs.uta.edu Outline Introduction to H.264 Current algorithms for
More informationDesign and Implementation of 3-D DWT for Video Processing Applications
Design and Implementation of 3-D DWT for Video Processing Applications P. Mohaniah 1, P. Sathyanarayana 2, A. S. Ram Kumar Reddy 3 & A. Vijayalakshmi 4 1 E.C.E, N.B.K.R.IST, Vidyanagar, 2 E.C.E, S.V University
More informationHigh Speed Multiplication Using BCD Codes For DSP Applications
High Speed Multiplication Using BCD Codes For DSP Applications Balasundaram 1, Dr. R. Vijayabhasker 2 PG Scholar, Dept. Electronics & Communication Engineering, Anna University Regional Centre, Coimbatore,
More informationDesign and Implementation of Online BIST for Different Word Sizes of Memories MUNEERA JAMAL 1, K. PADMAJA DEVI 2
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.13 June-2014, Pages:2858-2863 Design and Implementation of Online BIST for Different Word Sizes of Memories MUNEERA JAMAL 1, K. PADMAJA DEVI
More informationHIGH PERFORMANCE QUATERNARY ARITHMETIC LOGIC UNIT ON PROGRAMMABLE LOGIC DEVICE
International Journal of Advances in Applied Science and Engineering (IJAEAS) ISSN (P): 2348-1811; ISSN (E): 2348-182X Vol. 2, Issue 1, Feb 2015, 01-07 IIST HIGH PERFORMANCE QUATERNARY ARITHMETIC LOGIC
More informationA Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding
A Low Power Asynchronous FPGA with Autonomous Fine Grain Power Gating and LEDR Encoding N.Rajagopala krishnan, k.sivasuparamanyan, G.Ramadoss Abstract Field Programmable Gate Arrays (FPGAs) are widely
More informationPipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications
, Vol 7(4S), 34 39, April 204 ISSN (Print): 0974-6846 ISSN (Online) : 0974-5645 Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications B. Vignesh *, K. P. Sridhar
More informationDesign and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems.
Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems. K. Ram Prakash 1, A.V.Sanju 2 1 Professor, 2 PG scholar, Department of Electronics
More informationINTERNATIONAL JOURNAL OF PROFESSIONAL ENGINEERING STUDIES Volume VI /Issue 3 / JUNE 2016
VLSI DESIGN OF HIGH THROUGHPUT FINITE FIELD MULTIPLIER USING REDUNDANT BASIS TECHNIQUE YANATI.BHARGAVI, A.ANASUYAMMA Department of Electronics and communication Engineering Audisankara College of Engineering
More informationImplementation of a Fast Sign Detection Algoritm for the RNS Moduli Set {2 N+1-1, 2 N -1, 2 N }, N = 16, 64
GLOBAL IMPACT FACTOR 0.238 I2OR PIF 2.125 Implementation of a Fast Sign Detection Algoritm for the RNS Moduli Set {2 N+1-1, 2 N -1, 2 N }, N = 16, 64 1 GARNEPUDI SONY PRIYANKA, 2 K.V.K.V.L. PAVAN KUMAR
More informationA Structure-Independent Approach for Fault Detection Hardware Implementations of the Advanced Encryption Standard
A Structure-Independent Approach for Fault Detection Hardware Implementations of the Advanced Encryption Standard Presented by: Mehran Mozaffari Kermani Department of Electrical and Computer Engineering
More informationA COST-EFFICIENT RESIDUAL PREDICTION VLSI ARCHITECTURE FOR H.264/AVC SCALABLE EXTENSION
A COST-EFFICIENT RESIDUAL PREDICTION VLSI ARCHITECTURE FOR H.264/AVC SCALABLE EXTENSION Yi-Hau Chen, Tzu-Der Chuang, Chuan-Yung Tsai, Yu-Jen Chen, and Liang-Gee Chen DSP/IC Design Lab., Graduate Institute
More informationVLSI DESIGN OF REDUCED INSTRUCTION SET COMPUTER PROCESSOR CORE USING VHDL
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol.2, Issue 3 (Spl.) Sep 2012 42-47 TJPRC Pvt. Ltd., VLSI DESIGN OF
More informationEFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS
Rev. Roum. Sci. Techn. Électrotechn. et Énerg. Vol. 61, 1, pp. 53 57, Bucarest, 016 Électronique et transmission de l information EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL
More informationPower Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder
Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Syeda Mohtashima Siddiqui M.Tech (VLSI & Embedded Systems) Department of ECE G Pulla Reddy Engineering College (Autonomous)
More informationImplementation of Galois Field Arithmetic Unit on FPGA
Implementation of Galois Field Arithmetic Unit on FPGA 1 LakhendraKumar, 2 Dr. K. L. Sudha 1 B.E project scholar, VIII SEM, Dept. of E&C, DSCE, Bangalore, India 2 Professor, Dept. of E&C, DSCE, Bangalore,
More informationFPGA IMPLEMENTATION OF BIT PLANE ENTROPY ENCODER FOR 3 D DWT BASED VIDEO COMPRESSION
FPGA IMPLEMENTATION OF BIT PLANE ENTROPY ENCODER FOR 3 D DWT BASED VIDEO COMPRESSION 1 GOPIKA G NAIR, 2 SABI S. 1 M. Tech. Scholar (Embedded Systems), ECE department, SBCE, Pattoor, Kerala, India, Email:
More informationA Survey on Early Determination of Zero Quantized Coefficients in Video Coding
A Survey on Early Determination of Zero Quantized Coefficients in Video Coding S. Immanuel Alex Pandian Dr. G. Josemin Bala A. Anci Manon Mary Asst. Prof., Dept. of. ECE, Prof. & Head, Dept. of EMT PG
More informationTHE orthogonal frequency-division multiplex (OFDM)
26 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 1, JANUARY 2010 A Generalized Mixed-Radix Algorithm for Memory-Based FFT Processors Chen-Fong Hsiao, Yuan Chen, Member, IEEE,
More informationPaper ID # IC In the last decade many research have been carried
A New VLSI Architecture of Efficient Radix based Modified Booth Multiplier with Reduced Complexity In the last decade many research have been carried KARTHICK.Kout 1, MR. to reduce S. BHARATH the computation
More informationFault Tolerant Parallel Filters Based on ECC Codes
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 597-605 Research India Publications http://www.ripublication.com Fault Tolerant Parallel Filters Based on
More informationFPGA Implementation of ALU Based Address Generation for Memory
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 76-83 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) FPGA Implementation of ALU Based Address
More informationA High Quality/Low Computational Cost Technique for Block Matching Motion Estimation
A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation S. López, G.M. Callicó, J.F. López and R. Sarmiento Research Institute for Applied Microelectronics (IUMA) Department
More informationFPGA Implementation of Low Complexity Video Encoder using Optimized 3D-DCT
FPGA Implementation of Low Complexity Video Encoder using Optimized 3D-DCT Rajalekshmi R Embedded Systems Sree Buddha College of Engineering, Pattoor India Arya Lekshmi M Electronics and Communication
More informationParallel Processing Deblocking Filter Hardware for High Efficiency Video Coding
International Journal of Latest Research in Engineering and Technology (IJLRET) ISSN: 2454-5031 www.ijlret.com ǁ PP. 52-58 Parallel Processing Deblocking Filter Hardware for High Efficiency Video Coding
More informationArea Efficient SAD Architecture for Block Based Video Compression Standards
IJCAES ISSN: 2231-4946 Volume III, Special Issue, August 2013 International Journal of Computer Applications in Engineering Sciences Special Issue on National Conference on Information and Communication
More informationAN EFFICIENT VIDEO WATERMARKING USING COLOR HISTOGRAM ANALYSIS AND BITPLANE IMAGE ARRAYS
AN EFFICIENT VIDEO WATERMARKING USING COLOR HISTOGRAM ANALYSIS AND BITPLANE IMAGE ARRAYS G Prakash 1,TVS Gowtham Prasad 2, T.Ravi Kumar Naidu 3 1MTech(DECS) student, Department of ECE, sree vidyanikethan
More informationPerformance Analysis of CORDIC Architectures Targeted by FPGA Devices
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Analysis of CORDIC Architectures Targeted by FPGA Devices Guddeti Nagarjuna Reddy 1, R.Jayalakshmi 2, Dr.K.Umapathy
More informationDESIGN AND IMPLEMENTATION OF FAST DECIMAL MULTIPLIER USING SMSD ENCODING TECHNIQUE
RESEARCH ARTICLE OPEN ACCESS DESIGN AND IMPLEMENTATION OF FAST DECIMAL MULTIPLIER USING SMSD ENCODING TECHNIQUE S.Sirisha PG Scholar Department of Electronics and Communication Engineering AITS, Kadapa,
More informationVERY large scale integration (VLSI) design for power
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 1, MARCH 1999 25 Short Papers Segmented Bus Design for Low-Power Systems J. Y. Chen, W. B. Jone, Member, IEEE, J. S. Wang,
More informationISSN Vol.03,Issue.05, July-2015, Pages:
WWW.IJITECH.ORG ISSN 2321-8665 Vol.03,Issue.05, July-2015, Pages:0707-0713 Evaluation of Fast Radix-10 Multiplication using Redundant BCD Codes for Speedup and Simplify Applications B. NAGARJUN SINGH 1,
More informationTEST DATA COMPRESSION BASED ON GOLOMB CODING AND TWO-VALUE GOLOMB CODING
TEST DATA COMPRESSION BASED ON GOLOMB CODING AND TWO-VALUE GOLOMB CODING Priyanka Kalode 1 and Mrs. Richa Khandelwal 2 1 Department of Electronics Engineering, Ramdeobaba college of Engg and Mgt, Nagpur
More informationAnisha Rani et al., International Journal of Computer Engineering In Research Trends Volume 2, Issue 11, November-2015, pp.
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Design and implementation of carry select adder for 128 bit low power 1 DOMA ANISHA
More informationA Two Dimensional Median Filter Design Using Low Power Filter Architecture
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735 PP 26-31 www.iosrjournals.org A Two Dimensional Median Filter Design Using Low Power Filter Architecture
More informationVLSI DESIGN FOR CONVOLUTIVE BLIND SOURCE SEPARATION
VLSI DESIGN FOR CONVOLUTIVE BLIND SOURCE SEPARATION Ramya K 1, Rohini A B 2, Apoorva 3, Lavanya M R 4, Vishwanath A N 5 1Asst. professor, Dept. Of ECE, BGS Institution of Technology, Karnataka, India 2,3,4,5
More informationVLSI Computational Architectures for the Arithmetic Cosine Transform
VLSI Computational Architectures for the Arithmetic Cosine Transform T.Anitha 1,Sk.Masthan 1 Jayamukhi Institute of Technological Sciences, Department of ECEWarangal 506 00, India Assistant ProfessorJayamukhi
More informationDesign and Implementation of Effective Architecture for DCT with Reduced Multipliers
Design and Implementation of Effective Architecture for DCT with Reduced Multipliers Susmitha. Remmanapudi & Panguluri Sindhura Dept. of Electronics and Communications Engineering, SVECW Bhimavaram, Andhra
More informationFixed Point LMS Adaptive Filter with Low Adaptation Delay
Fixed Point LMS Adaptive Filter with Low Adaptation Delay INGUDAM CHITRASEN MEITEI Electronics and Communication Engineering Vel Tech Multitech Dr RR Dr SR Engg. College Chennai, India MR. P. BALAVENKATESHWARLU
More informationResource Efficient Multi Ported Sram Based Ternary Content Addressable Memory
IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 PP 11-18 www.iosrjen.org Resource Efficient Multi Ported Sram Based Ternary Content Addressable Memory S.Parkavi (1) And S.Bharath
More informationA Dedicated Hardware Solution for the HEVC Interpolation Unit
XXVII SIM - South Symposium on Microelectronics 1 A Dedicated Hardware Solution for the HEVC Interpolation Unit 1 Vladimir Afonso, 1 Marcel Moscarelli Corrêa, 1 Luciano Volcan Agostini, 2 Denis Teixeira
More informationVolume 5, Issue 5 OCT 2016
DESIGN AND IMPLEMENTATION OF REDUNDANT BASIS HIGH SPEED FINITE FIELD MULTIPLIERS Vakkalakula Bharathsreenivasulu 1 G.Divya Praneetha 2 1 PG Scholar, Dept of VLSI & ES, G.Pullareddy Eng College,kurnool
More informationEfficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes
Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of
More information