IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS
|
|
- Katrina Preston
- 6 years ago
- Views:
Transcription
1 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS IDT develops a broad range of low-power, high-performance mixed-signal semiconductor solutions that optimize our customers applications in key markets. In addition to its market-leading timing products, IDT offers semiconductors targeting communications infrastructure, industrial markets, computing and power management. These products are used for next-generation development in areas such as 4G infrastructure, network communications, industrial automation, test and measurement, cloud datacenters and power management for computing and mobile devices. IDT INTEGRATED DEVICE TECHNOLOGY IDT PRODUCTS FOR FPGA 1
2 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Timing Products for FPGA PROGRAMMABLE CLOCKS Programmable clock generators allow designers to save board space and cost by replacing crystals, oscillators, programmable oscillators, and buffers with a single timing device. This makes them well-suited for consumer, data communications, telecommunications and computing applications. UNIVERSAL FREQUENCY TRANSLATOR FAMILY Synthesizer or jitter attenuator modes Frequency versatility Excellent phase noise performance Redundancy for high reliability High integration with multi-channel options Minimize need for SW interaction Ease of Use / Ease of Design TYPICAL APPLICATIONS: 1G - 100G applications Optical Transport Network (OTN) RF Baseband Unit idt.com/go/uft VERSACLOCK 5 PRODUCT FAMILY Low cost, low power and high performance programmable synthesizer Replaces 3 or more oscillators in a single package Can generate any frequency with short lead time High performance, low phase noise PLL User-friendly programming software Input frequency range: 1 MHz to 350 MHz Reference crystal input with programmable load cap 1.8, 2.5 or 3.3 V core VDD TYPICAL APPLICATIONS: 1G 100G applications Optical Transport Network (OTN) RF Baseband Unit idt.com/go/versaclock5 2 IDT PRODUCTS FOR FPGA VersaClock 5 DEVELOPMENT TOOLS TIMING COMMANDER Making Complex Configurations Simple IDT Timing Commander is an easy-to-use Windows-based software platform enabling system design engineers to configure, program and monitor sophisticated timing devices with an intuitive and flexible GUI. EVALUATION KITS IDT offers evaluation boards for many of our advanced timing solutions. These evaluation boards help you evaluate the features and performance of selected products and system solutions that demonstrate optimized and tested solutions for your application design. INTEGRATED DEVICE TECHNOLOGY IDT
3 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Timing Products for FPGA CRYSTAL OSCILLATORS IDT offers quartz-crystal oscillators to meet the needs of virtually any application. The XL and XU families of crystal oscillator products are high performance, low jitter clock sources, featuring typical RMS phase jitter down to 300 fs and are offered in various frequencies, levels of performance, output types, stabilities, input voltages, packages, pin configurations, and temperature grades. Specifications XU Series XL Series Package Options 7.0 x 5.0 mm, 5.0 x 3.2 mm 7.0 x 5.0 mm, 5.0 x 3.2 mm, 3.2 x 2.5 mm Voltage Options 1.8 V, 2.5 V, 3.3 V 2.5 V, 3.3 V Phase Jitter (12 khz to 20 MHz) < 400 fs < 1 ps Outputs LVDS, LVPECL, HCSL, HCMOS LVDS, LVPECL, HCMOS Frequency Range to 1500 MHz 0.75 to 1350 MHz Sample Delivery 2 Weeks 2 Weeks NETWORK SYNCHRONIZATION IDT s DPLLs (digital PLLs) for IEEE 1588 and synchronous Ethernet are designed for synchronization over packet switched networks. For IEEE 1588 applications the embedded DCOs (digitally controlled oscillators) can be used as low-jitter synthesizers for IEEE 1588 clock recovery algorithms. IDT s DPLLs can be switched between IEEE 1588 DCO and synchronous Ethernet modes; and they provide capabilities such as selectable loop filters, holdover, hitless reference switching, phase slope limiting and clock redundancy. HARDWARE FEATURES INCLUDE SMU allows any IEEE 1588 software, running on an external processor, to control the generation of electical clocks, and to access and control physical layer synchronization Supports Telecom Boundary Clock (T-BC) and Telecom Time Slave Clock (T-TSC) applications per G with physical layer frequency support to the DCOs Physical layer clocks comply with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), and G.813 for Synchronous Equipment Clock (SEC), and Telcordia GR-253-CORE for Stratum 3 and SONET Minimum Clock (SMC) System-wide precise 1PPS (Pulse Per Second) time of day alignment is supported with programmable input-to-input, input-to-output and output-to-output phase delays IDT INTEGRATED DEVICE TECHNOLOGY IDT PRODUCTS FOR FPGA 3
4 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Interconnect Products for FPGA Tomorrow s Server Compute Model: Resource Disaggregation Rack-scale Architecture: Dynamically Configurable and Software Defined IDT Competencies and Leadership PROCESSOR INTERCONNECT RapidIO PCIe STORAGE INTERCONNECT RapidIO DDRx MEMORY INTERCONNECT DDRx FBD I/O INTERCONNECT PCIe RapidIO RAPIDIO OVERVIEW RapidIO solutions from IDT include bridging and switching products that are ideal for building peer-to-peer multi-processor systems with 100ns latency, low power consumption, reliable packet termination all with industry-standard based support at up to 40 Gbps per port. IDT s Serial RapidIO solutions are ideal for wireless base station infrastructure, high performance computing, data centers, server, video, imaging, military and industrial control applications. WIRELESS INFRASTRUCTURE 3GPP standards demand lowest possible latency Macro & Super BTS increase coverage & throughput Continued RapidIO growth (Gen2 & Next Gen) Mobile Edge Compute emerges APPLICATIONS Base stations (Super, Macro) Base station controllers (BSC) Servers: Mobile Edge High-Performance Computer Top-of-Rack switches Storage DATACENTER AND HPC Low-Latency becomes priority Low power & TCO also HPC going mainstream with Data Analytics Datacenters add Cloud HPC RapidIO interest building in converging compute architectures APPLICATIONS Servers HPC: MIL & Communications Top-of-Rack & SDN switches Scalable Storage INDUSTRIAL AND CONTROL Test and Measurement follow next gen market Imaging and Video bandwidth and analytics growth Military opportunists for next gen performance APPLICATIONS Industrial switches Monitoring equipment Test and Measurement Imaging & Video MIL, Comm Control Networks Medical equipment (CPUCores & I/O) 4 IDT PRODUCTS FOR FPGA INTEGRATED DEVICE TECHNOLOGY IDT
5 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Interconnect Products for FPGA PCI EXPRESS PRODUCTS IDT offers the industry s most comprehensive family of PCIe switching solutions optimized for the most demanding applications - including server, embedded, networking, storage, and communications. IDT leads the industry in introducing advanced switch features such as multicast, multi-root partitioning, and multiple non-transparent bridges. Only suppler of a standards-compatible PCIe Gen3 Retimer Signal integrity product portfolio for PCIe applications that enhance performance and reliability Product and technology leaders in PCIe switching Product and technology leaders in PCIe bridging Product and technology leaders in PCIe clocking solutions SIGNAL INTEGRITY PRODUCTS With the increase of signal speeds in the computing, storage and communications applications, system designers face greater signal integrity challenges. The signal integrity product portfolio from IDT provides signal conditioning devices for popular multi-gigabit per second IO protocols delivering signal quality over extended distances and offering simplified design by alleviating layout constraints. BENEFITS Extend maximum cable length to over 10 meters and trace length over 65 inches in cabled applications Speeds up system design time by allowing usage of longer trace and cable lengths Minimizes bit error rate (BER) Part Number Description 8.0 Gbps PCIe Gen3 Retimers T0832P 16-lane 345-BGA, I 2 C Retimer T0816P 8-lane 196-BGA, I 2 C 8G PCIe Gen3 Retimer T0808P 4-lane, 100-BGA, I 2 C 8G PCIe Gen3 Retimer 6.0 G SAS/SATA Repeaters P0604SB 4-Channel, 36-QFN, pin SAS/SATA Repeater 4-Channel, 36-QFN, I 2 C SAS/SATA Repeater P0604S 4-Channel, 100-BGA, I 2 C/pin SAS/SATA Repeater P0608S 8-Channel, 100-BGA, I 2 C 6G, SAS/SATA Repeater 5.0 Gbps PCIe Gen2.1 Repeaters P0504PB 4-Channel, 36-QFN, pin PCIe Repeater 4-Channel, 36-QFN, I 2 C PCIe Repeater P0504P 4-Channel, 100-BGA, I 2 C/pin PCIe Repeater P0508P 8-Channel, 100-BGA, I 2 C 5Gbps, PCIe Gen2 Repeater Part Number Description 5.0 Gbps USB 3 Repeaters P0504UB 4-Channel, 36-QFN, pin USB3 Repeater P0504U 4-Channel, 36-BGA, I 2 C 5 Gbps USB3 Repeater 6.25 Gbps Generic Repeaters P0602Q 2-Channel, 20-QFN, pin Repeater P0604QB 4-Channel, 36-QFN, pin Repeater P0604Q 4-Channel, 36-QFN, I 2 C 6Gbps Repeater 6.25 Gbps XAUI Repeaters P0604X 4-Channel, 100-BGA, I 2 C/pin XAUI Repeater P0608X 8-Channel, 100-BGA, I 2 C 6 Gbps, XAUI Repeater 6.25Gbps S-RIO Repeaters P0604R 4-Channel, 100-BGA, I 2 C/pin S-RIO Repeater P0608R 8-Channel, 100-BGA, I 2 C, 6 Gbps S-RIO Repeater IDT INTEGRATED DEVICE TECHNOLOGY IDT PRODUCTS FOR FPGA 5
6 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Other Products REAL-TIME CLOCKS IDT s real-time clock ICs count seconds, minutes, hours, day, date, month, and year with leap-year compensation valid up to The devices feature normal and fast-mode I 2 C interfaces, two time-of-day alarms, an oscillator stop flag, programmable square-wave outputs that default to 32 khz on power-up, and operating voltages ranging from 1.8 to 5.5 V. IDT real time clocks (RTC) are ultra low power clock/date devices: with programmable time-of-day alarms with programmable square-wave outputs. FEATURES High noise immunity Low current consumption, 12/24 hour mode of operation Auto correction for leap year Address a wide range of design applications. TEMPERATURE SENSORS IDT provides digital temperature sensor products designed to target applications demanding the highest level of temperature readout. The family of low-power, precision temperature sensors target DDR2 / DDR3 / DDR4 memory modules, Solid State Drives (SSD), and computing motherboards. These devices complement IDT s PCI Express, signal integrity, power management, and timing products to offer a rich set of application optimized solutions. BENEFITS Used in UDIMM, RDIMM, LRDIMM Temperature accuracy up to ±0.5 C 512 byte EEPROM for vendor info 1 MHz I 2 C bus 6 IDT PRODUCTS FOR FPGA INTEGRATED DEVICE TECHNOLOGY IDT
7 IDT for FPGAs CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS IDT is in a unique position to address the needs of virtually any application. IDT s industry-leading portfolio of timing devices consists of clock generators, buffers, dividers, multiplexers, crystal oscillators, and jitter attenuators with frequency translation many with programmable capabilities for maximum flexibility. Application-specific clock ICs address needs for RF timing and network synchronization, including JESD204B, synchronous ethernet, IEEE 1588, PDH, and SONET / SDH. Frequency Control Clock Generators Buffers Performance Applications CMOS Oscillators CMOS Clock Generators CMOS Buffers High volume, >3ps Consumer, Embedded Computing Differential XO, VCXO Differential Clocks, PCIe Clocks Differential Buffers, PCIe Buffers Mid-level: 3ps - 1 ps Datacenter, Server, Storage Low Jitter XO, VCXO Jitter Attenuator Clocks Differential Buffers High Performance: 1 ps fs Enterprise Switch / Router, Communications Ultra-high Performance: < 100 fs RF and Military IDT INTEGRATED DEVICE TECHNOLOGY IDT PRODUCTS FOR FPGA 7
8 IDT Products for FPGA CLOCKS AND TIMING INTERFACE AND CONNECTIVITY MEMORY AND LOGIC POWER MANAGEMENT RF PRODUCTS Global Strength, Local Focus IDT is headquartered in Silicon Valley - the heart and soul of technical innovation. Our global locations place design and sales support wherever our customers happen to be, whether in the Americas, Europe or Asia. Company Facts Founded 1980 Headquarters: Core Expertise: San Jose, California Timing, high-speed mixed-signal design, serial interconnects, memory interfaces, power management, and radio frequency (RF) Sales Channels: Worldwide network of direct, manufacturing representatives, and distribution sales IDT develops a broad range of low-power, high-performance mixed-signal semiconductor solutions that optimize our customers applications in key markets. In addition to its market-leading timing products, IDT offers semiconductors targeting communications infrastructure, industrial markets, computing and power management. These products are used for next-generation development in areas such as 4G infrastructure, network communications, industrial automation, test and measurement, cloud datacenters and power management for computing and mobile devices. Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners. Copyright All rights reserved. AB_IDTFORFPGA_REVA_ IDT PRODUCTS FOR FPGA INTEGRATED DEVICE TECHNOLOGY IDT
Timing Solutions Overview
DESIG RESOURCES APPLICATIO-SPECIFIC AD REAL-TIE CLOCKS OVERVIEW Application-Specific Clocks Real-Time Clocks Timing Commander Software eeting Industry Standards IDT s real-time clock ICs are ultra-low-power
More informationZL DPLL0/NCO0 Select Loop band., Phase slope limit. DPLL1/NCO1 Select Loop band., Phase slope limit. Configuration and Status GPIO SPI / I 2 C
IEEE 1588 and Synchronous Ethernet Packet Clock Network Synchronizer Features Two independent clock channels Frequency and Phase Sync over Packet Networks Frequency accuracy performance for WCDMA- FDD,
More informationClock Tree Design Considerations
Tree Design Considerations Hardware design in high performance applications such as communications, wireless infrastructure, servers, broadcast video and test and measurement is becoming increasingly complex
More informationInnovative DSPLL and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs
Innovative and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs Introduction The insatiable demand for bandwidth to support applications such as video streaming and cloud
More informationWireless Infrastructure Solutions to Enhance the Digital Media Experience
WIRELESS INFRASTRUCTURE SOLUTIONS Wireless Infrastructure Solutions to Enhance the Digital Media Experience IDT ADDRESSES NEXT GENERATION WIRELESS BY ACCELERATING THE DATA PATH AND OFFLOADING FUNDAMENTAL
More informationOCP Engineering Workshop - Telco
OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,
More informationIDT TIMING SOLUTIONS. Integrated Device Technology
IDT TIMING SOLUTIONS Integrated Device Technology THE LEADER IN TIMING SOLUTIONS. With a product portfolio that is 10 times greater than the nearest competitor, IDT is in a unique position to address your
More informationField-Proven, Interoperable & Standards-Compliant Portfolio
Field-Proven, Interoperable & Standards-Compliant Portfolio Fanout Switches Storage Switches Signal Integrity Clock Synthesis Clock Fanout Buffers FPGAs and SoCs PCI Express () is a widely deployed bus
More informationField-Proven, Interoperable, and Standards-Compliant Portfolio
PCI Express Solutions Field-Proven, Interoperable, and Standards-Compliant Portfolio Fanout and Storage Switch Solutions Signal Integrity and Timing Solutions FPGA and SoC Interface Solutions PCI Express
More informationZL30342 SyncE/SONET/SDH G.8262/Stratum3 & IEEE 1588 Packet G.8261 Synchronizer
SyncE/SONET/SDH G.8262/Stratum3 & IEEE 1588 Packet G.8261 Synchronizer Features Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2) Supports the
More informationFeatures. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices
DSC55704 Crystalless Three Output PCIe Clock Generator General Description The DSC55704 is a Crystalless, three output PCI express clock generator meeting Gen1, Gen2, and Gen3 specifications. The clock
More informationClock and Timing Solutions
Clock and Timing Solutions Comprehensive, flexible and easy-to-use clock ICs ti.com/clocks 2017 Accelerate Time-to-Market with Easy-to-Use Clocking Solutions Texas Instruments is the world s #1 supplier
More informationDPLL0/NCO0 Select Loop band., Phase slope limit. DPLL1/NCO1 Select Loop band., Phase slope limit. DPLL2/NCO2 Select Loop band., Phase slope limit
Triple Channel IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizer Features Three independent clock channels Frequency and Phase Sync over Packet Networks Frequency accuracy performance
More informationSONET/ SDH 10G. Core Packet Network SONET/ SDH SONET/ SDH 10G 3G/ LTE. Figure 1. Example Network with Mixed Synchronous and Asynchronous Equipment
SYNCE AND IEEE 1588: SYNC DISTRIBUTION FOR A UNIFIED NETWORK 1. Introduction Ethernet has become the preferred method of data transport over the last few decades because of its low operation cost and universal
More informationMicrosemi Adaptec Trusted Storage Solutions. A complete portfolio of 12 Gbps Host Bus Adapters, RAID Adapters, SAS Expander and Cables
Microsemi Trusted Storage Solutions A complete portfolio of 12 Gbps Host Bus Adapters, RAID Adapters, SAS Expander and Cables Microsemi HBA 1000 Series PCIe Gen 3 12 Gbps Host Bus Adapter The new Microsemi
More informationSilicon Labs. Timing Solutions for Xilinx FPGAs. Timing Simplified
Silicon Labs Timing Solutions for Xilinx FPGAs Timing Simplified Silicon Labs offers a broad portfolio of frequency flexible timing products that enable hardware designers to simplify clock generation,
More informationANTC205. Introduction
ANTC205 Introduction The JitterBlocker takes very noisy and jittery clocks and cleans out all the deterministic and excessive jitter. It can handle thousands of picoseconds of period jitter at its input
More informationZL Input, 3-Output IEEE 1588 and SyncE Packet Clock Network Synchronizer Product Brief
ZL30722 3-Input, 3-Output IEEE 1588 and SyncE Packet Clock Network Synchronizer Product Brief January 2016 Features Packet Network Frequency and Phase Sync Frequency accouracy for GSM, WCDMA-FDD, LTE-FDD
More informationThe IDT Consumer Products Advantage
SYNCHRONIZATION SENSORS POWER MANAGEMENT WIRELESS POWER RF REAL-TIME INTERCONNECT CONNECTIVITY The IDT Consumer Products Advantage At IDT, innovation is the name of the game. Our advanced technologies
More informationNative Packet Transport (NPT) for Packet Transport Networks (PTN)
PRODUCTS Family Brochure Your Path for Growth Native Packet Transport (NPT) for Packet Transport Networks (PTN) Carrier class converged multiservice packet transport Lowest TCO throughout the network transition
More informationFrom Complicated to Simple with Single-Chip Silicon Clock Generation
WHITE PAPER From Complicated to Simple with Single-Chip Silicon Clock Generation Tyler Bailey and Jamileh Davoudi Applications Engineer, Zarlink Semiconductor As published by EEtimes Asia, April 2007 1
More informationPMC Adaptec Trusted Storage Solutions. A complete portfolio of 12Gb/s Host Bus Adapters, RAID Adapters, SAS Expander and Cables
PMC Trusted Storage Solutions A complete portfolio of 12Gb/s Host Bus Adapters, RAID Adapters, SAS Expander and Cables PMC HBA 1000 Series PCIe Gen 3 12Gb/s Host Bus Adapter The new PMC HBA 1000 Series
More informationFeatures. Applications
3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer
More informationHIGH SPEED SIGNAL CHAIN SELECTION GUIDE
HIGH SPEED SIGNAL CHAIN SELECTION GUIDE Includes High Speed Cs, DACs, Amplifiers, and Clocking Solutions Visit analog.com and linear.com High Speed Signal Chain Product Selection Guide TABLE OF CONTENTS
More informationServer Segment Presentation Jan 2016
Server Segment Presentation Jan 2016 Pericom Overview Profitable semiconductor company focused on Timing, Connectivity, and Signal Integrity solutions for high speed signals Founded in 1990, public since
More informationZL Output Any Frequency Timing Card PLL with Ultra-Low Jitter Product Brief
ZL30621 3-Output Any Frequency Timing Card PLL with Ultra-Low Jitter Product Brief Features Low-Bandwidth DPLL ITU-T G.813/G.8262 compliance (options 1 & 2) Low-jitter operation from any 10MHz TCXO Master
More informationTraditional Synchronization Standards Overview
Traditional Synchronization Standards Overview Silvana Rodrigues Phone: +1 613 2707258 silvana.rodrigues@zarlink.com http://timing.zarlink.com/ AGENDA Telecom Synchronization International Telecommunication
More informationSynchronization Standards
Synchronization Standards Silvana Rodrigues IDT (silvana.rodrigues@idt.com) WSTS San Jose, June 2018 1 Agenda Standard Bodies ITU-T Frequency Profile ITU-T Time/phase Profiles IEEE 1588 SONET/PDH Standards
More informationV C ALIANT OMMUNICATIONS. Product Brochure & Data Sheet
V C ALIANT OMMUNICATIONS VCL-Ethernet over Multi E1 (4/8/16E1) 10/100Base-T / 100Base-FX to 4/8/16E1 Interface Converter Product Brochure & Data Sheet U.K. Valiant Communications (UK) Ltd 1, Acton Hill
More informationData Center Applications and MRV Solutions
Data Center Applications and MRV Solutions Introduction For more than 25 years MRV has supplied the optical transport needs of customers around the globe. Our solutions are powering access networks for
More informationHPE ProLiant ML110 Gen P 8GB-R S100i 4LFF NHP SATA 350W PS DVD Entry Server/TV (P )
Digital data sheet HPE ProLiant ML110 Gen10 3104 1P 8GB-R S100i 4LFF NHP SATA 350W PS DVD Entry Server/TV (P03684-425) ProLiant ML Servers What's new New SMB focused offers regionally released as Smart
More informationImplementing RapidIO. Travis Scheckel and Sandeep Kumar. Communications Infrastructure Group, Texas Instruments
White Paper Implementing RapidIO Travis Scheckel and Sandeep Kumar Communications Infrastructure Group, Texas Instruments In today s telecommunications market, slow and proprietary is not the direction
More informationHPE ProLiant ML110 Gen10 Server
Digital data sheet HPE ProLiant ML110 Gen10 Server ProLiant ML Servers What's new New SMB focused offers regionally released as Smart Buy Express in the U.S. and Canada, Top Value in Europe, and Intelligent
More informationTIME SYNCHRONIZATION TEST SOLUTION FROM VERYX TECHNOLOGIES
TIME SYNCHRONIZATION TEST SOLUTION FROM VERYX TECHNOLOGIES CONTENTS Introduction... 1 1588v2 Overview... 1 SyncE overview... 2 VERYX capability... 2 1588v2 Test Coverage... 2 Time Sync Application Test
More informationIntroduction. Why have ncxo Redundancy? Per-Input Reference Monitors (REFMON) AN-1020 Application Note. ClockMatrix on ncxo Redundancy
AN-1020 Application Note Introduction ClockMatrix provides many tools for managing timing references. It has several different modes to align output clocks, control skew, measure clocks, select clock sources,
More informationMilitary Grade SmartFusion Customizable System-on-Chip (csoc)
Military Grade SmartFusion Customizable System-on-Chip (csoc) Product Benefits 100% Military Temperature Tested and Qualified from 55 C to 125 C Not Susceptible to Neutron-Induced Configuration Loss Microcontroller
More informationWhite Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
More informationALCATEL-LUCENT 9500 MICROWAVE PACKET RADIO RELEASE 3 ANSI
ALCATEL-LUCENT 9500 MICROWAVE PACKET RELEASE 3 ANSI The Alcatel-Lucent 9500 Microwave Packet Radio (MPR) addresses all microwave applications with a single product family for all traffic (TDM/IP/hybrid)
More informationHPE ProLiant DL360 Gen P 16GB-R P408i-a 8SFF 500W PS Performance Server (P06453-B21)
Digital data sheet HPE ProLiant DL360 Gen10 4110 1P 16GB-R P408i-a 8SFF 500W PS Performance Server (P06453-B21) ProLiant DL Servers What's new Innovative design with greater flexibility to mix and match
More informationPCI Express Solutions. Field-Proven, Interoperable, and Standards-Compliant Portfolio
PCI Express Solutions Field-Proven, Interoperable, and Standards-Compliant Portfolio PCI Express Solutions Gen3 NVMe Flash controller (Flashtec ), followed by a second-generation introduction of the industry
More informationVCL-TP, Teleprotection Equipment With Trip Counter Display Panel
VCL-TP, Teleprotection Equipment With Trip Counter Display Panel Data Sheet Copyright: Valiant Communications Limited. 2008-2014 1 Product Overview VCL-TP, Teleprotection Equipment is an extremely reliable
More informationT1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
More informationVIDEO BRIDGING SOLUTION PROMISES NEW LEVEL OF DESIGN FLEXIBILITY AND INNOVATION
VIDEO BRIDGING SOLUTION PROMISES NEW LEVEL OF DESIGN FLEXIBILITY AND INNOVATION May 2016 Lattice Semiconductor 111 5 th Ave., Suite 700 Portland, Oregon 97204 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationApplication Note. Re-timing: Cost-effective Synchronization via Re-timed E1 and DS1 Signals. Precision, Stability, Innovation, Support.
Re-timing: Cost-effective Synchronization via Re-timed E1 and DS1 Signals Application Note Number 14 TELECOM NETWORKS PROFESSIONAL MANUFACTURING POWER & UTILITIES DIGITAL BROADCASING TIME & FREQUENCY TIME
More informationSynchronization Standards
Synchronization Standards Silvana Rodrigues IDT (silvana.rodrigues@idt.com) WSTS San Jose, April 3-6, 2017 1 Agenda Standard Bodies SyncE/1588 Standards ITU-T Frequency Profile ITU-T Time/phase Profiles
More informationNVMe over Universal RDMA Fabrics
NVMe over Universal RDMA Fabrics Build a Flexible Scale-Out NVMe Fabric with Concurrent RoCE and iwarp Acceleration Broad spectrum Ethernet connectivity Universal RDMA NVMe Direct End-to-end solutions
More informationCPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components
AN562 PCI EXPRESS 3.1 JITTER REQUIREMENTS 1. Introduction PCI Express () is a serial point-to-point interconnect standard developed by the Peripheral Component Interconnect Special Interest Group (PCI-SIG).
More information16-Lane 16-Port PCIe Gen2 System Interconnect Switch with Non-Transparent Bridging
16-Lane 16-Port PCIe Gen2 with Non-Transparent Bridging 89HPES16NT16G2 Product Brief Device Overview The 89HPES16NT16G2 is a member of the IDT family of PCI Express ing solutions. The PES16NT16G2 is a
More informationCLEARCLOCK POWER OPTIMIZED 0.12ps 5x7mm XO
FEATURES APPLICATIONS 0.125ps typ jitter (150fs MAX f > 200MHz, 25 C Highest in-class frequency range from 50 to 2100MHz Excellent spurious suppresion 70mA MAX I DD (LVDS, any V DD Lowest in-class power
More informationSupporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP
Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol IP By William Chen and Osman Javed, Cadence Design Systems Applications such as the Internet of Things, cloud computing, and high-definition
More informationSynchronous Ethernet based mobile backhaul integrated transport and synchronization management
Synchronous Ethernet based mobile backhaul integrated transport and synchronization management ITSF 2012 Jon Baldry Transmode Chris Roberts Chronos Technology Clock Synchronization Is Critical Synchronization
More informationPERFORMANCE PLASTIC PACKAGE ULTRA MINIATURE PURE SILICON TM CLOCK OSCILLATOR
STANDARD SPECIFICATIONS: Moisture Sensitivity Level MSL 1 APPLICATIONS: FEATURES: Ultra Miniature Pure Silicon TM Clock Oscillator High Performance MEMS Technology by Discera Low Power Consumption for
More informationITSF 2007 overview of future sync applications and architecture challenges
ITSF 2007 overview of future sync applications and architecture challenges Orange Labs Sébastien JOBERT, Research & Development 14/11/2007, presentation to ITSF 2007, London agenda section 1 section 2
More informationCPU Agnostic Motherboard design with RapidIO Interconnect in Data Center
Agnostic Motherboard design with RapidIO Interconnect in Data Center Devashish Paul Senior Product Manager IDT Chairman RapidIO Trade Association: Marketing Council 2013 RapidIO Trade Association Agenda
More informationPERFORMANCE PLASTIC PACKAGE ULTRA MINIATURE PURE SILICON TM CLOCK OSCILLATOR ASEMP
Moisture Sensitivity Level MSL 1 APPLICATIONS: FEATURES: Ultra Miniature Pure Silicon TM Clock Oscillator High Performance MEMS Technology by Discera Low Power Consumption for high speed communication
More informationCoriant IP/MPLS and IP-Optical MBH and FMC Solution
Coriant IP/MPLS and IP-Optical MBH and FMC Solution Innovative Smart Router Platforms ADDRESSING THE CHALLENGES OF MOBILE AND FIXED MOBILE CONVERGED NETWORKS Network operators are facing formidable challenges
More informationVCXO. Contact Sales. North America T: +1 (800) Asia T: All Other Regions T: +1 (508)
Contact Sales North America T: +1 (800) 982-5737 Asia T: +65-6481-1466 All Other Regions T: +1 (508) 435-6831 frequencysales@ctscorp.com www.ctscorp.com 2016.10 - KGC CTS broad portfolio of Voltage Controlled
More informationBest Practices for IEEE 1588/ PTP Network Deployment
YOUR NETWORK. OPTIMIZED. Best Practices for IEEE 1588/ PTP Deployment WHITE PAPER IEEE 1588-2008 means that precise timing and synchronization over is now a reality but the solution is only as good as
More informationDensity Optimized System Enabling Next-Gen Performance
Product brief High Performance Computing (HPC) and Hyper-Converged Infrastructure (HCI) Intel Server Board S2600BP Product Family Featuring the Intel Xeon Processor Scalable Family Density Optimized System
More informationSTANDARD SPECIFICATIONS:
Moisture Sensitivity Level MSL 1 FEATURES: APPLICATIONS: Ultra Miniature Pure SiliconTM Clock Oscillator Storage Area Networks (SATA, SAS, Fiber Channel) High Performance MEMS Technology by Discera Passive
More informationSilicon Labs Corporate Overview
Silicon Labs Corporate Overview APRIL 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
More informationRapidIO.org Update. Mar RapidIO.org 1
RapidIO.org Update rickoco@rapidio.org Mar 2015 2015 RapidIO.org 1 Outline RapidIO Overview & Markets Data Center & HPC Communications Infrastructure Industrial Automation Military & Aerospace RapidIO.org
More informationALCATEL Edge Services Router
ALCATEL 7420 Edge Services Router Alcatel builds next generation networks, delivering integrated end-to-end voice and data networking solutions to established and new carriers, as well as enterprises and
More informationPower Matters. Antifuse Product Information Brochure
Power atters. Antifuse Product Information Brochure Providing industry-leading FPGAs and SoCs for applications where security is vital, reliability is non-negotiable and power matters. 2 www.microsemi.com/fpga-soc
More informationClock Generator for PowerQUICC and PowerPC Microprocessors and
Freescale Semiconductor Technical Data Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers Clock Generator for PowerQUICC and PowerPC Microprocessors and DATA SHEET Rev 1, 11/2004
More informationData Sheet Fujitsu ETERNUS DX400 S2 Series Disk Storage Systems
Data Sheet Fujitsu ETERNUS DX400 S2 Series Disk Storage Systems The Flexible Data Safe for Dynamic Infrastructures ETERNUS DX S2 Disk Storage Systems The second generation of ETERNUS DX disk storage systems
More informationTrends in Digital Interfaces for High-Speed ADCs
Trends in Digital Interfaces for High-Speed ADCs Robbie Shergill National Semiconductor Corp. INTRODUCTION The analog-to-digital converter is a critical component in many of the most demanding applications
More informationAPEX II The Complete I/O Solution
APEX II The Complete I/O Solution July 2002 Altera introduces the APEX II device family: highperformance, high-bandwidth programmable logic devices (PLDs) targeted towards emerging network communications
More informationGmux Modular TDMoIP Gateway FEATURES
FEATURES Carrier-class modular TDMoIP gateway, extending high capacity TDM traffic over packet-switched networks (PSNs) Operates opposite other members of RAD s TDMoIP family of products, offering a complete
More informationMobile Pentium II TM System Clock Chip ICS DATASHEET
DATASHEET ICS9248-92 Recommended Application: The ICS9248-92 is a fully compliant timing solution for the Intel mobile 440BX/MX chipset requirements. General Description: Features include two strong CPU,
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationIEEE 1588 Packet Network Synchronization Solution
Packet Network Synchronization Solution Peter Meyer System Architect peter.meyer@zarlink.com FTF 2011 Packet Network Synchronization Basics for Telecom Packet Networks Synchronization Solutions Deployment
More informationIn-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System
In-chip and Inter-chip Interconnections and data transportations for Future MPAR Digital Receiving System A presentation for LMCO-MPAR project 2007 briefing Dr. Yan Zhang School of Electrical and Computer
More informationFeatures. Applications
6GHz, 1:4 CML Fanout Buffer/Translator with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential 1:4 CML fanout buffer. Optimized to provide four identical
More informationCoriant IP/MPLS and IP-Optical MBH and FMC Solution
SOLUTION OVERVIEW Coriant IP/MPLS and IP-Optical MBH and FMC Solution Innovative Smart Router Platforms ADDRESSING THE CHALLENGES OF MOBILE AND FIXED MOBILE CONVERGED NETWORKS Network operators are facing
More informationWhite Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates
White Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates Introduction Many applications and designs are adopting clock data recovery-based (CDR) transceivers for interconnect data transfer.
More informationZL30132 OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer
OC-192/STM-64 SONET/SDH/10bE Network Interface Synchronizer Features Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, DH and Ethernet
More informationICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.
More informationIDT Bridging the PCI Express Interconnect Divide Application Note
IDT Bridging the PCI Express Interconnect Divide Application Note September 22, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in U.S.A.
More informationSilicon Labs Corporate Overview
Silicon Labs Corporate Overview MARCH 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
More informationZLF645 Crimzon Flash Microcontroller with ZBase Database Industry Leading Universal Infrared Remote Control (UIR) Solution
digital infrared Solutions CRIMZON ZLF645 Flash MCU uir solution with zbase database CRIMZON ZLF645 advantage 32/64 kb flash 512 b/1 kb ram crimzon z8 lxmc core ir transmission ir learning tuned ir amplifier
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More informationPacket-Based Primary Reference Source for Synchronizing Next Generation Networks
Packet-Based Primary Reference Source for Synchronizing Next Generation Networks Responding to consumer demand, service providers are expanding and upgrading their telecommunications networks to add more
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More informationSERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA
SERIAL MULTI-PROTOCOL TRANSMISSION WITH THE LatticeSC FPGA February 2006 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Serial
More informationOSA 5548C BITS/TSG Timing Signal Generator
OSA 5548C BITS/TSG Timing Signal Generator Features Unique design for Master, Expansion and Remote shelves Entirely new family of TSG with 3U and 6U shelves Adapts to all telecom node sizes, from a few
More informationHigh Performance Memory in FPGAs
High Performance Memory in FPGAs Industry Trends and Customer Challenges Packet Processing & Transport > 400G OTN Software Defined Networks Video Over IP Network Function Virtualization Wireless LTE Advanced
More informationTechnical Article MS-2442
Technical Article MS-2442. JESD204B vs. Serial LVDS Interface Considerations for Wideband Data Converter Applications by George Diniz, Product Line Manager, Analog Devices, Inc. Some key end-system applications
More informationMicrosemi Secured Connectivity FPGAs
IoT Solutions Microsemi Secured Connectivity FPGAs SmartFusion2 SoC FPGAs Low Power Small Form Factors Scalable Security Secured Connectivity FPGAs Best in Class for IoT Infrastructure The IoT Infrastructure
More informationVCL-TP, Teleprotection Equipment
VCL-TP, Teleprotection Equipment Data Sheet Copyright: Valiant Communications Limited. - 2013 1 Product Overview VCL-TP, Teleprotection Equipment is an extremely reliable and flexible product that offers
More informationDecoding MPLS-TP and the deployment possibilities
White Paper Decoding MPLS-TP and the deployment possibilities Abstract Over the past few years, leading communications service providers and a number of NE (network element) suppliers have supported the
More informationFRONT-HAUL COMPRESSION FOR EMERGING C- RAN AND SMALL CELL NETWORKS
FRONT-HAUL COMPRESSION FOR EMERGING C- RAN AND SMALL CELL NETWORKS April 29, 2013 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (408) 284-8200 Fax: (408) 284-3572 2013 OVERVIEW This
More informationpink is the new green ZMDI Smart Power Management Solutions Semiconductor Solutions for Tomorrow s Energy Efficiency Challenge Power Management
Power Management pink is the new green Power and Precision enabling energy efficient solutions ZMDI Smart Power Management Solutions Semiconductor Solutions for Tomorrow s Energy Efficiency Challenge Energy
More informationFLASHWAVE 4100 Multiservice Provisioning Platform
shaping tomorrow with you 4100 The 4100 MSPP family ensures a smooth migration of services onto an embedded SONET infrastructure. These systems offer field-proven optical access and transport combined
More informationFeatures. Applications
HCSL-Compatible Clock Generator for PCI Express General Description The is the smallest, high performance, lowest power, 2 differential output clock IC available for HCSL timing applications. offers -130dBc
More informationClock Distribution Overview
Clock Distribution Overview CONTENTS Buffers LVCMOS Buffers..............2 LVDS Buffers................3 Buffers.............. 5 HCSL s........... 7 Universal s..... 7 LVCMOS Zero Delay Buffers.......
More informationIn-Vehicle Tracking Platform
In-Vehicle Tracking Platform Mobile Resource Management (MRM) PinPoint XT Connectivity for Fleet Management, Vehicle Telemetry, and Field Service The PinPoint XT in-vehicle tracking platform simplifies
More informationHPE ProLiant ML350 Gen10 Server
Digital data sheet HPE ProLiant ML350 Gen10 Server ProLiant ML Servers What's new Support for Intel Xeon Scalable processors full stack. 2600 MT/s HPE DDR4 SmartMemory RDIMM/LRDIMM offering 8, 16, 32,
More informationLatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388
August 2006 Technical Note TN1121 Introduction The System Packet Interface, Level 4, Phase 2 (SPI4.2) is a system level interface, published in 2001 by the Optical Internetworking Forum (OIF), for packet
More informationBridging from PCI Express to PCI in Small-Form Factor Embedded Computing Designs
Bridging from PCI Express to PCI in Small-Form Factor Embedded Computing Designs September 22, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572
More information