Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces
|
|
- Edmund Todd
- 6 years ago
- Views:
Transcription
1 Yafit Snir Arindam Guha, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces
2 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 2
3 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 3
4 MIPI CSI-2 & MIPI DSI Widely adopted serial high-speed protocols. Implemented in complex systems, for a variety of applications in different markets: Mobile Automotive Multimedia Virtual reality, augmented reality and others 4
5 MIPI Interfaces usage example in Complex/Large SOC s ARM CPU Subsystem Customer s Application Specific Components Software A15 A15 L2 cache A7 A7 L2 cache 3D Graphics Core DSP A/V Application Accelerators AES Cache Coherent Fabric SoC Interconnect Further complicated by hardware/ software interactions LPDDR3 PHY 3.0 PHY USB PHY PCIe Gen 2,3 PHY High speed, wired interface peripherals Ethernet PHY SATA SAS SD MIPI UFS Other Memory Storage & Memory MIPI CSI-2 MIPI DigRF MIPI D-PHY MIPI DSI MIPI M-PHY MIPI SLIMbus I2C Low-speed MIPI LLI peripheral JTAG subsystem MIPI UniPro MIPI high speed peripheral interfaces, and other.
6 System Level Verification Challenges Complex and Large Designs. Long simulation time Need to reach system coverage goals prior to RTL freeze. Time to market: Requires parallel development of hardware and software design, early in development cycle.. Validating software and hardware integration. Create and validate real world scenarios in a pre-silicon environment. 6
7 Overview of Current verification approaches Pure Simulation verification Full controllability and coverage collection. Acceptable performance for module/sub system. Hardware assisted verification Enables High performance for sub system/system verification. Enables pre-silicon HW/SW verification. Enables running longer tests, with high throughput to reach interesting system scenarios, and validate performance. 7
8 Overview of hardware assisted verification methods Simulation Acceleration Accelerating hardware verification. Virtual Emulation SW Driven HW Verification, SW/HW Validation In-Circuit Emulation Enables real device connection FPGA Prototyping 8
9 Emulator Use Modes Performance Software Virtual Transaction Signal Synthesizable Hybrid In-Circuit Based Simulation Emulation Based Acceleration Testbench (using Acceleration Virtual Device Models) Workstation Emulator Virtual Simulator Platform Emulator Virtual T Virtual DUT Device Processor T DUT DUT B Interface B DUT Models Model 10,000x Hybrid 1,000x Synthesizable Testbench (STB) In-Circuit Emulation 100x Transaction-Based Acceleration Virtual Emulation 10x Signal-Based Acceleration 1x Software Simulation Block / IP Verification Sub-system / SoC Verification SoC level HW/FW Integration Full System Validation w. App SW 9
10 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 10
11 Simulation vs. Acceleration Simulation Performance For small designs or IP level verification, simulation performance is good-enough Testbenc h Design Under Test Workstation Acceleration IP Sub-system System Performance gap increases for more complex designs Design Size Testbenc h P R O X Y T B A T B A B F M Design Under Test Simulation-Acceleration mode DUT runs at higher speeds than in general purpose CPU Acceleration factor determined by TB time and synchronizations between TB and Emulator Workstation Emulator 11
12 Acceleration Signal Based Acceleration & Transaction Based Acceleration Workstation Communication Channel Emulator Testbench P R O X Y TBA I/F TBA I/F B F M Design Under Test Workstation Emulator Signal Transaction Based Based Acceleration Acceleration (TBA) Bit-by-bit Reduces communication signal level exchange channel between overhead testbench from signal and based DUTto Performance transaction based bottleneck can be the communication Leverages fast hardware channel for testbench DUT time execution 12
13 Accelerated Verification IP (AVIP) Workstation AVIP Emulator Testbench Seq Drv Mon TBA I/F TBA I/F Optimized Core Design Under Test Workstation Emulator Accelerated Verification IPs optimized for performance 13
14 Acceleration Methodology Advantages Enables orders-of-magnitude gains in throughput over Simulation Enables re using selected parts of your simulation verification environment Enables advanced technologies with virtual emulation, like: Hybrid operation for optimal partition of the design between HW and SW to achieve maximum speedup Connection to Virtual Devices, Virtual machines, etc. Enables OS-level benchmarks and driver bring-up 14
15 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 15
16 Architecture of Accelerated Verification IP (AVIP) Dynamic batching/reactive user control to optimize performance Transaction send/receive channels User API (C/CPP/TLM2/UVM-SV) Functions SW Proxy control/ status channel CallBacks mem rd/wr channels Acceleration Optimized Core Host (SW) Emulator (HW) Optimize transfer types using various standards for simulator/emulator communication. DUT 16
17 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 17
18 Optimizing Acceleration performance Color Legend % of time spent in testbench % of time spent in DUT % of time spent in channel Higher acceleration performance TB TB TB C H Transaction Based Acceleration With optimized testbench DUT Testbench optimization Transaction Based Acceleration With optimized channel Signal Based Acceleration With DUT running in HW Introduces channel overhead Simulation High level of acceleration Focus on sub-system & system level verification Optimize testbench by removing verification redundancies from IP-level - stimulus generation. Increase acceleration factor Reduce communication overhead Transactor may need modeling effort Quickest path to acceleration Maximize re-use of testbench Profile simulation runs to identify acceleration candidates Select runs that are long & spend large amount of time in DUT 18
19 Acceleration Friendly UVC ( at the Simulation Stage ) SW Domain Agent SW Domain SV Interface SV Interface BFM Wrapper Virtual Interface BFM BFM DUT DUT CLK CLK 19
20 Acceleration Ready UVC (at the Emulation Stage ) SW Domain Agent Events HW Domain SV Interface Proxy Tasks Data (DPI-C) Synthesizable BFM DUT Callbacks CLK 20
21 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 21
22 DSI Virtual Device SOC Design Enables you to visualize the HW/SW operation of your video/image processing subsystem in real time SW stack/drivers DSI Virtual Device GPU Image processor Frame buffer DSI Host Controller DSI AVIP BFM DSI AVIP DSI AVIP SW Proxy DSI Virtual Device Model DSI Model Logic Virtual Display Emulator Workstation 22
23 CSI-2 Virtual Device SOC Design Enables you to visualize the HW/SW operation of your video/image processing subsystem in real time SW stack/drivers CSI-2 Virtual Device Image files GPU Image processor Frame buffer CSI-2 Host Controller CSI-2 AVIP BFM CSI-2 AVIP CSI-2 AVIP SW Proxy CSI-2 Virtual Device Model CSI-2 Model Logic Emulator Workstation 23
24 Virtual Device Models usage example Application/firmware FM code receiver DRAM running to capture image LPDDR file on camera and route image to display GPS receiver Cellular modem WiFi Bluetooth RFFE DigRF SDIO3 Motion sensors LPDDR 2 Power control LPDDR 3 Applications processor AMBA 4 ACE AMBA AXI, AHB SLIMbus SPMI USB 2.0 NAND NAND Flash FLASH emmc 4.5 UFS LLI USB 3.0 OTG Memory card SD 3.0 SD 4.0 UFS Multimedia processor cjtag I2C OCP 2.0 OCP 3.0 GBT CSI2 CSI3 SLIMbus Camera interface Touch screen controller Display driver DSI SSIC Emulator Simulator Audio interface HDMI 1.4 CSI-2 Virtual Device CSI CSI Virtual AVIP Device Model DSI Virtual Device DSI DSI Virtual AVIP Device Model Image files 24
25 Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and advantages Accelerated verification IP Architecture Migration guidelines: from simulation to acceleration Virtual emulation using MIPI virtual device models Demonstration 25
26 SoC VDM Display DSI Device Controller DSI2 Device Controller D-PHY C-PHY D-PHY C-PHY DSI Host Controller DSI2 Host Controller VDM Camera CSI2 Device Controller D-PHY C-PHY D-PHY C-PHY CSI2 Host Controller I2C Controller I2C Controller To discuss Cadence MIPI Accelerated VIPs availability, Please contact: 26
27
Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface
Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System
More informationHardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
More informationEmbedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
More informationCombining TLM & RTL Techniques:
Combining TLM & RTL Techniques: A Silver Bullet for Pre-Silicon HW/SW Integration Frank Schirrmeister EDPS Monterey April 17 th 2014 Hardware/Software Systems Software Bare Metal Applications Communications
More informationSoftware Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
More informationWill Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Vikas Gautam, Synopsys Verification Futures Conference 2013 Bangalore, India March 2013 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm AVM 1.0/2.0/3.0
More informationVerification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems
Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven
More informationWill Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Janick Bergeron, Synopsys Verification Futures Conference 2012 France, Germany, UK November 2012 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm
More informationDoes FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
More informationVeloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics
Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use
More informationValidation Strategies with pre-silicon platforms
Validation Strategies with pre-silicon platforms Shantanu Ganguly Synopsys Inc April 10 2014 2014 Synopsys. All rights reserved. 1 Agenda Market Trends Emulation HW Considerations Emulation Scenarios Debug
More informationVerification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer
Verification Futures The next three years February 2015 Nick Heaton, Distinguished Engineer Let s rewind to November 2011 2 2014 Cadence Design Systems, Inc. All rights reserved. November 2011 SoC Integration
More informationMIPI : Advanced Driver Assistance System
MIPI : Advanced Driver Assistance System application and system development Richard Sproul Charles Qi - Gabriele Zarri (Cadence) esame Conference Sophia Antipolis 05 October 2015 ADAS : some history FORD
More informationModeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces Li Chen, Staff AE Cadence China Agenda Performance Challenges Current Approaches Traffic Profiles Intro Traffic Profiles Implementation
More informationAn approach to accelerate UVM based verification environment
An approach to accelerate UVM based verification environment Sachish Dhar DWIVEDI/Ravi Prakash GUPTA Hardware Emulation and Verification Solutions ST Microelectronics Pvt Ltd Outline Challenges in SoC
More informationMemCon 2014 October 15 th, Achieving End- to- E nd QoS Poonacha K ongetir a
MemCon 2014 October 15 th, 2014 Achieving End- to- E nd QoS Poonacha K ongetir a (poonacha@netspeedsystems.com) Problem Statement NetSpeed Platform Overview AGE NDA QoS Primer Achieving End- to- end QoS
More informationThe How To s of Metric Driven Verification to Maximize Productivity
The How To s of Metric Driven Verification to Maximize Productivity Author/Prensenter: Matt Graham Author: John Brennan Cadence Design Systems, Inc. Accellera Systems Initiative 1 The How To s of Metric
More informationOptimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
More informationExploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
More informationAnalog, Mixed-Signal, and Advanced-Node Custom Design Scalability, Convergence and Throughput
Analog, Mixed-Signal, and Advanced-Node Custom Design Scalability, Convergence and Throughput Tom Beckley, Senior VP of R&D, Custom IC and Simulation Analog Semiconductor Leaders' Forum Seoul, Korea October
More information100M Gate Designs in FPGAs
100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive
More informationThe Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
More informationSamsung and Cadence. Byeong Min, Master of Infrastructure Design Center, System LSI Business, Samsung. The Customer. The Challenge. Business Challenge
Samsung and Cadence Samsung and Cadence implemented a structured approach for the verification of Samsung s mobile application processor Exynos, as the chips grow through 150 million gates. The early results
More informationBuilding Low Power, Modular Systems with Silicon-Proven IP Solutions
Building Low Power, Modular Systems with Silicon-Proven IP Solutions Hezi Saar Synopsys 1 Legal Disclaimer The material contained herein is not a license, either expressly or impliedly, to any IPR owned
More informationEmbedded Hardware and Software
Embedded Hardware and Software Saved by a Common Language? Nithya A. Ruff, Director, Product Marketing 10/11/2012, Toronto Synopsys 2012 1 Synopsys Industry Leadership $1,800 $1,600 $1,400 $1,200 $1,000
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationFormal Contribution towards Coverage Closure. Deepak Pant May 2013
Formal Contribution towards Coverage Closure Deepak Pant May 2013 Agenda 1. Incisive Metric Driven Verification 2. Coverage Unreachability App 3. Enriched Metrics Formal Contribution to MDV 4. Summary
More informationOptimizing Hardware/Software Development for Arm-Based Embedded Designs
Optimizing Hardware/Software Development for Arm-Based Embedded Designs David Zhang / Cadence Zheng Zhang / Arm Agenda Application challenges in ML/AI and 5G Engines for system development and verification
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationEffective System Design with ARM System IP
Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera
More informationTackling Verification Challenges with Interconnect Validation Tool
Tackling Verification Challenges with Interconnect Validation Tool By Hao Wen and Jianhong Chen, Spreadtrum and Dave Huang, Cadence An interconnect, also referred to as a bus matrix or fabric, serves as
More informationThe Rubber Jigsaw Puzzle
The Rubber Jigsaw Puzzle Floorplanning for network-on-chip (NoC) Benjamin Hong ( 홍병철 ), Brian Huang ( 黃繼樟 ) presented by Jonah Probell Arteris, Inc. September 18, 2015 SNUG Austin SNUG 2015 1 Thanks to
More informationGraph-Based Verification in a UVM Environment
Graph-Based Verification in a UVM Environment Staffan Berg European Applications Engineer July 2012 Graph-Based Intelligent Testbench Automation (itba) Welcome DVClub Attendees Organizers Presenters Verification
More informationTotal IP Solution for Mobile Storage UFS & NAND Controllers
Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet
More informationIOT is IOMSLPT for Verification Engineers
IOT is IOMSLPT for Verification Engineers Adam Sherer, Product Management Group Director TVS DVClub Bristol, Cambridge, Grenoble, and worldwide 12 September 2017 IOT = Internet of Mixed-Signal Low Power
More informationGetting the Most out of Advanced ARM IP. ARM Technology Symposia November 2013
Getting the Most out of Advanced ARM IP ARM Technology Symposia November 2013 Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block are now Sub-Systems Cortex
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationOn-chip Networks Enable the Dark Silicon Advantage. Drew Wingard CTO & Co-founder Sonics, Inc.
On-chip Networks Enable the Dark Silicon Advantage Drew Wingard CTO & Co-founder Sonics, Inc. Agenda Sonics history and corporate summary Power challenges in advanced SoCs General power management techniques
More informationHeterogeneous, Distributed and Scalable Cache-Coherent Interconnect
Heterogeneous, Distributed and Scalable Cache-Coherent Interconnect Scale system performance faster than Moore s Law will currently allow K. Charles Janac MSoC Conference 2016 Nara, Japan, July 13, 2016
More informationTest and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
More informationEarly Software Development Through Emulation for a Complex SoC
Early Software Development Through Emulation for a Complex SoC FTF-NET-F0204 Raghav U. Nayak Senior Validation Engineer A P R. 2 0 1 4 TM External Use Session Objectives After completing this session you
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationCHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE VERIFICATION PANKAJ SINGH, MALATHI CHIKKANNA
CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE VERIFICATION PANKAJ SINGH, MALATHI CHIKKANNA INTRODUCTION Rapid progress in Semiconductor Technology Numerous circuits soldered ona printed circuit board
More informationAnalyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components By William Orme, Strategic Marketing Manager, ARM Ltd. and Nick Heaton, Senior Solutions Architect, Cadence Finding
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationHugo Cunha. Senior Firmware Developer Globaltronics
Hugo Cunha Senior Firmware Developer Globaltronics NB-IoT Product Acceleration Platforms 2018 Speaker Hugo Cunha Project Developper Agenda About us NB IoT Platforms The WIIPIIDO The Gateway FE 1 About
More informationThe Veloce Emulator and its Use for Verification and System Integration of Complex Multi-node SOC Computing System
The Veloce Emulator and its Use for Verification and System Integration of Complex Multi-node SOC Computing System Laurent VUILLEMIN Platform Compile Software Manager Emulation Division Agenda What is
More informationEfficient use of Virtual Prototypes in HW/SW Development and Verification
Efficient use of Virtual Prototypes in HW/SW Development and Verification Rocco Jonack, MINRES Technologies GmbH Eyck Jentzsch, MINRES Technologies GmbH Accellera Systems Initiative 1 Virtual prototype
More informationEmbedded Computing without Compromise. Evolution of the Rugged GPGPU Computer Session: SIL7127 Dan Mor PLM -Aitech Systems GTC Israel 2017
Evolution of the Rugged GPGPU Computer Session: SIL7127 Dan Mor PLM - Systems GTC Israel 2017 Agenda Current GPGPU systems NVIDIA Jetson TX1 and TX2 evaluation Conclusions New Products 2 GPGPU Product
More informationMIPI Alliance Overview
MIPI Alliance Overview Joel Huloux ST-Ericcson Chairman, MIPI Alliance June 16, 2010 1 MIPI Alliance Overview Open membership organization creates interface specifications aiding the development and interoperability
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationTransaction-Based Acceleration Strong Ammunition In Any Verification Arsenal
Transaction-Based Acceleration Strong Ammunition In Any Verification Arsenal Chandrasekhar Poorna Principal Engineer Broadcom Corp San Jose, CA USA Varun Gupta Sr. Field Applications Engineer Cadence Design
More informationCreating hybrid FPGA/virtual platform prototypes
Creating hybrid FPGA/virtual platform prototypes Know how to use the PCIe-over-Cabling interface in its HAPS-60-based system to create a new class of hybrid prototypes. By Troy Scott Product Marketing
More informationNcore Cache Coherent Interconnect
Ncore Cache Interconnect Technology Overview, 24 May 2016 Craig Forrest Chief Technology Officer David Kruckemyer Chief Hardware Architect Copyright 2016 Arteris 24 May 2016 Contents About Arteris Caches,
More informationPlatform-based Design
Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More informationTHE LEADER IN VISUAL COMPUTING
MOBILE EMBEDDED THE LEADER IN VISUAL COMPUTING 2 TAKING OUR VISION TO REALITY HPC DESIGN and VISUALIZATION AUTO GAMING 3 BEST DEVELOPER EXPERIENCE Tools for Fast Development Debug and Performance Tuning
More informationi.mx 8M EVK Board Hardware User's Guide
NXP Semiconductors Document Number: IMX8MDQLQEVKHUG User's Guide Rev. 0, 01/2018 i.mx 8M EVK Board Hardware User's Guide 1. Introduction This document is the hardware User s Guide for the i.mx 8M Evaluation
More information. SMARC 2.0 Compliant
MSC SM2S-IMX8 NXP i.mx8 ARM Cortex -A72/A53 Description The new MSC SM2S-IMX8 module offers a quantum leap in terms of computing and graphics performance. It integrates the currently most powerful i.mx8
More informationEffective Verification of ARM SoCs
Effective Verification of ARM SoCs Ron Larson, Macrocad Development Inc. Dave Von Bank, Posedge Software Inc. Jason Andrews, Axis Systems Inc. Overview System-on-chip (SoC) products are becoming more common,
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Minsoo Ryu Hanyang University Outline 1. Definition of embedded systems 2. History and applications 3. Characteristics of embedded systems Purposes and constraints User
More informationVertical Reuse of functional verification from subsystem to SoC level (with seamless SoC emulation)
Vertical Reuse of functional verification from subsystem to SoC level (with seamless SoC emulation) Pranav Kumar, Staff Engineer Digvijaya Pratap SINGH, Sr. Staff Engineer STMicroelectronics, Greater NOIDA,
More informationAdding C Programmability to Data Path Design
Adding C Programmability to Data Path Design Gert Goossens Sr. Director R&D, Synopsys May 6, 2015 1 Smart Products Drive SoC Developments Feature-Rich Multi-Sensing Multi-Output Wirelessly Connected Always-On
More informationStrato and Strato OS. Justin Zhang Senior Applications Engineering Manager. Your new weapon for verification challenge. Nov 2017
Strato and Strato OS Your new weapon for verification challenge Justin Zhang Senior Applications Engineering Manager Nov 2017 Emulation Market Evolution Emulation moved to Virtualization with Veloce2 Data
More informationBest Practices of SoC Design
Best Practices of SoC Design Electronic Design Process Symposium 2014 Kurt Shuler Vice President Marketing, Arteris kurt.shuler@arteris.com Copyright 2014 Arteris Arteris Snapshot Founded in 2003; headquarters
More informationAchieving UFS Host Throughput For System Performance
Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host
More informationCombining Arm & RISC-V in Heterogeneous Designs
Combining Arm & RISC-V in Heterogeneous Designs Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Summit 3 5 December 2018 Santa Clara, USA Problem statement Deterministic multi-core
More informationFast Track to Productivity Using Questa Verification IP by David Aerne and Ankur Jain, Verification Technologists, Mentor Graphics
Fast Track to Productivity Using Questa Verification IP by David Aerne and Ankur Jain, Verification Technologists, Mentor Graphics ABSTRACT The challenges inherent in verifying today s complex designs
More informationCo-Emulation of Scan-Chain Based Designs Utilizing SCE-MI Infrastructure
Co-Emulation of Scan-Chain Based Designs Utilizing SCE-MI Infrastructure Bill Jason Tomas 1, Yingtao Jiang 2 and Mei Yang 2 1 Cadence Design System, Inc., San Jose, CA, USA 2 Department of Electrical and
More informationU4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer. Bring your CSI-2 and DSI-1 designs to market faster with complete confidence
U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer Bring your CSI-2 and DSI-1 designs to market faster with complete confidence Agilent s MIPI Solutions Application Protocol Standard CSI-2 camera
More informationPower: What s the problem?
Power: What s the problem? Industry trends and solutions in low power design Steve Carlson, Low Power Solutions Systems Verification Group April 2015 Agenda Industry Trends Power: what s the problem The
More informationMatrix. Get Started Guide
Matrix Get Started Guide Overview Matrix is a single board mini computer based on ARM with a wide range of interface, equipped with a powerful i.mx6 Freescale processor, it can run Android, Linux and other
More informationPerformance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,
More informationImplementing Flexible Interconnect Topologies for Machine Learning Acceleration
Implementing Flexible Interconnect for Machine Learning Acceleration A R M T E C H S Y M P O S I A O C T 2 0 1 8 WILLIAM TSENG Mem Controller 20 mm Mem Controller Machine Learning / AI SoC New Challenges
More informationAdvantages of MIPI Interfaces in IoT Applications
Advantages of MIPI Interfaces in IoT Applications IoT DevCon Conference Hezi Saar April 27, 2017 Abstract In addition to sensors, high-resolution cameras are key enablers of IoT devices. The challenge
More informationSoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
More informationENABLING A NEW PARADIGM OF SYSTEM-LEVEL DEBUG PRODUCTIVITY WHILE MAINTAINING FULL IN-CIRCUIT EMULATION PERFORMANCE. CDNLive! Silicon Valley 2012
ENABLING A NEW PARADIGM OF SYSTEM-LEVEL DEBUG PRODUCTIVITY WHILE MAINTAINING FULL IN-CIRCUIT EMULATION PERFORMANCE CDNLive! Silicon Valley 2012 Alex Starr March 13, 2012 INTRODUCTION About the author Alex
More informationThe Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses. April 2008
The Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses April 2008 Agenda Today s Mobile Internet Market Mobile Convergence Products Internet Browsing on a Handheld Separating Fact
More informationSTM32MP1 Microprocessor Continuing the STM32 Success Story. Press Presentation
STM32MP1 Microprocessor Continuing the STM32 Success Story Press Presentation What Happens when STM32 meets Linux? 2 + = Linux The STM32MP1 Microprocessor Happens! 3 Available NOW! Extending STM32 success
More informationFPGA-based Transaction-Level Verification Through De Facto Standard Interfaces
FPGA-based Transaction-Level Verification Through De Facto Standard Interfaces -- DVClub China Q4 -- Dec. 5, 2014 Ando Ki, Ph.D Dynalith Systems adki@dynalith.com / www.dynalith.com Table of Contents Background
More informationFujitsu SOC Fujitsu Microelectronics America, Inc.
Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller
More informationi.mx Product Family and Freescale codec offering to meet Automotive and Industrial Requirements
April, 2008 i.mx Product Family and Freescale codec offering to meet Automotive and Industrial Requirements Jean-Louis Dolmeta EMEA Alliance Manager, Multimedia Division Agenda Company Introduction i.mx
More informationResponding to TAT Improvement Challenge through Testbench Configurability and Re-use
Responding to TAT Improvement Challenge through Testbench Configurability and Re-use Akhila M, Kartik Jain, Renuka Devi, Mukesh Bhartiya Accellera Systems Initiative 1 Motivation Agenda Generic AMBA based
More informationKontron s ARM-based COM solutions and software services
Kontron s ARM-based COM solutions and software services Peter Müller Product Line Manager COMs Kontron Munich, 4 th July 2012 Kontron s ARM Strategy Why ARM COMs? How? new markets for mobile applications
More informationNS115 System Emulation Based on Cadence Palladium XP
NS115 System Emulation Based on Cadence Palladium XP wangpeng 新岸线 NUFRONT Agenda Background and Challenges Porting ASIC to Palladium XP Software Environment Co Verification and Power Analysis Summary Background
More informationExtending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
More informationThe Evolution of Mobile
The Evolution of Mobile and its impact on storage architecture Jonathan Hubert Director, Strategic Marketing Micron Technology Mobile Memory Workshop 2011 Wireless Data Rates Doubling Every 18 Months 2
More informationSOM PRODUCTS BRIEF. S y s t e m o n M o d u l e. Engicam. SOMProducts ver
SOM S y s t e m o n M o d u l e PRODUCTS BRIEF GEA M6425IB ARM9 TM Low cost solution Reduced Time to Market Very small form factor Low cost multimedia solutions Industrial Automotive Consumer Single power
More informationDesignWare IP Portfolio
DesignWare Portfolio Synopsys is a leading provider of high-quality, silicon-proven solutions for SoC designs. The broad DesignWare portfolio includes logic libraries, embedded memories, embedded test,
More informationFlash Storage Trends & Ecosystem
Flash Storage Trends & Ecosystem Hung Vuong Qualcomm Inc. Introduction Trends Agenda Wireless Industry Trends Memory & Storage Trends Opportunities Summary Cellular Products Group (CPG) Wireless Handsets
More informationEnriching the User Interface for Next Generation IoT Design
Enriching the User Interface for Next Generation IoT Design APRIL 2018 PUBLIC PUBLIC 1 IoT SMART REVOLUTION Expand your senses into an immersive world FROM INTERFACE TO RELATIONSHIP Enriched User Experience
More informationContents 1 Introduction 2 Functional Verification: Challenges and Solutions 3 SystemVerilog Paradigm 4 UVM (Universal Verification Methodology)
1 Introduction............................................... 1 1.1 Functional Design Verification: Current State of Affair......... 2 1.2 Where Are the Bugs?.................................... 3 2 Functional
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationIMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 1 8 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com IMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL Bhavana
More informationUVM hardware assisted acceleration with FPGA co-emulation
UVM hardware assisted acceleration with FPGA co-emulation Alex Grove, Aldec Inc. Accellera Systems Initiative 1 Tutorial Objectives Discuss use of FPGAs for functional verification, and explain how to
More informationDesigning, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems
Designing, developing, debugging ARM and heterogeneous multi-processor systems Kinjal Dave Senior Product Manager, ARM ARM Tech Symposia India December 7 th 2016 Topics Introduction System design Software
More informationMYD-Y6ULX Development Board
MYD-Y6ULX Development Board MYC-Y6ULX CPU Module as Controller Board 528Hz NXP i.mx 6UL/6ULL ARM Cortex-A7 Processors 1.0mm pitch 140-pin Stamp Hole Expansion Interface for Board-to-Board Connections 256MB
More informationExtending the Power of FPGAs
Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with
More information2. HW/SW Co-design. Young W. Lim Thr. Young W. Lim 2. HW/SW Co-design Thr 1 / 21
2. HW/SW Co-design Young W. Lim 2016-03-11 Thr Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 1 / 21 Outline 1 Software Engineering Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 2 / 21 Based on Software
More information