A Multilayer Neural Network for IP Lookup Packet Classification

Size: px
Start display at page:

Download "A Multilayer Neural Network for IP Lookup Packet Classification"

Transcription

1 A Multilayer Neural Network for IP Lookup Packet Classification and * + 8 * Mehran Mahramian Moallem, Nasser Yazdani, Karim Faez, Hassan Taheri * + Amir Kabir University of Technology, Tehran University {htaheri, yazdani@ut.ac.ir, m-mahramian@isc.iranet.net Abstract--1P routers use lookup tables to forward packets. They also classify packets to determine which flow they belong to in order to decide the type of quality of service they should receive. Increasing rate of communication links and expansion of the global network is in contrast with the practical processing power of the switching devices. We propose a neural network scheme for the IP lookup problem. Our algorithm -a 12 layers neural network- represents acceptable results on the error rate and training time. Fortunately, parallel processing of neural networks provides a huge processing power to process packets. Our algorithm can be implemented in hardware on a single chip and can perform an IP lookup in only 4.5 nanoseconds implying it can support 60 Gbps link rate. Pipelining and parallel processing can be used to increase the link rate up to 400 Gbps and decrease the learning time. Keywords: IP lookup, Packet classification, Neural network, Back propagation. I I. INTRODUCTION Communication link rates have been increased up to terra bit per second, however; processing power in the switching elements has not been improved at the same pace. Fiber links are potentially able to transfer billions of packets in one second, but switching devices can not process them in the line speed. On the other hand, expansion the size of the global network increases the size of lookup tables. However, increasing communication line speeds reduces the process and search times since the packets must be switched at the wire speed. All these imply forwarding engines need a more efficient IP lookup scheme [29]. Routers forward an incoming packet to the next hop based on the packet s destination address. This is accomplished by finding the longest prefix matching the packet s destination address in the forwarding lookup table and, then, forwarding it to the corresponding next hop. Unfortunately, this process is very time consuming and costly. Hence, regarding facts such as increase in the packet arrival rates, complexity of the lookup and size of the lookup tables, it sounds IP lookup is a bottleneck in high speed networks [IO]. Packet classification is an essential feature in supporting QoS, Quality of Service, and security in data networks. This is usually accomplished through some rules stored in a table. Each rule is identified by few fields of the TCPIIP header and the action must be applied to the packets whose header fields match the rule. Since different rules may match a specific packet, then, the main objective is to identify the highest priority rule that applies to an incoming packet. Two of the special interest header fields are the packet s source and destination. These fields are usually specified as prefixes. Then, we encounter the same prefix matching problem in packet classification. Two different approaches may be used to apply the proposed algorithm to the packet classification problem. In the first approach, one of the previous algorithms that map packet classification to IP lookup is used and, then, our proposed neural network algorithm for IP lookup can be used at the second step. For example, the algorithm proposed by Srinivasan et. al. [26], translates the packet classification problem to IP lookup. This needs a preprocessing, which can be implemented in hardware or software. The second approach can be used in cases where there are fvied rules or the classification rules are rarely modified. For example, for a two fields based rules consisting of the source and destination 1P addresses, our proposed architecture for 1P lookup can be used directly, i.e. the first and the second neural networks (i.e. the first 6 layers) are disabled sticking their inputs to zero and the third neural network (i.e. the layers 7, 8 and 9) is used for source IP address and the last neural network (i.e. the last three layers) is used for destination IP address. Therefore, in this paper, only concentrate on the IP lookup problem and its implementation and skip the details of mapping to classification. Most of the proposed solutions transform the packet classification problem into IP lookup [2-4, 8, 9, 12, 13, 16, 24, 25, 261. Indeed, the IP lookup problem is a special case of the packet classification problem when matching is only performed on one dimension or simply destination address. Thus, a scalable and fast solution for IP lookup can also be used to solve the packet classification problem. This is the direction we pursue in this proposal. Any lookup or classification algorithm must satisfy some requirements [lo]. First, it must be fast enough to work on the wire speed. Implementation comes next implying that it must be easy and feasible. It also should have low update and initialization time even though this condition is not as critical as the search and matching time /03/$ IEEE. 924

2 ~ I Output port with longest prefix match t I Wt? IP ADDRESS Figure I. Block diagram of a neural network IP lookup System. Neural network has been rarely applied to the packet classification and IP lookup problems. K. M. C. Tan tries to detect the presence of unauthorized and anomalous network services [27]. He proposes developing a neural network system for a network connection signature for common network services. This allows any connection to be recognized and serviced independently of the connecting port. Neural network algorithms are generally flexible and fast. They can be implemented using parallel processors. They require distributed memory architectures, which results in reduced access time to the memory since they can be accessed simultaneously. By increasing the number of hidden layer neurons, neural networks can learn large routing tables [ls]. Training time is the main issue in neural networks. Usually, it takes a long time for a neural network to leam all input patterns. Updating rate of neural networks is another problem [7]. Our third algorithm proposed in this paper fairly solves these problems. We propose a new multi layer algorithm based on back propagation. Our method uses a supervised algorithm i.e. each new IP address IS trained to the neural network as well as its next hop [ 11. We tune the algorithm to make it suitable for IP lookup. Links running at 60 Gbps rates need the router to process 200 million packets per second (assuming minimum-sized 40 bytes TCPIIP packets) [ 101. Our algorithm can accept a new packet every 4.5ns. Therefore, it can forward 200 million packets in a second. The proposed network can be implemented in a single chip. We investigated a fast multiplier for the links and our calculations show that it can be implemented in an IC (ASIC or FPGA). The rest of the paper is organized as follows. Section 2 describes IP lookup problem. Back propagation neural networks are described in section 3. Our new algorithm is presented in Section 4. Implementation issues including architecture of the VLSI circuit and neurons are investigated in section 5. Section 6 concludes the paper and contains the future work. 11.,BACKGROUND AND RELATED WORK The proposed approaches for the IP lookup problem are usually classified in four categories [28]. First category includes methods which usually modify exact matching schemes and apply them to prefix matching. We include the trie-based schemes in this category. The methods are many including M-Way prefix tree and binary prefix tree [29], Ranged search tree, Patricia Trie, Dynamic Prefix Trie [6], Level Compression Trie [20], Multiway and Multicolumn Search [ 171, DIR-24-8-BASIC scheme [ 111, Multilevel prefix tree [5] and some others. Second category contains hardware based solutions. They usually use CAM (Content Addressable Memory). In CAM, the content of each memory location is compared in parallel to the input key and data in the matching location is put on the output. This is relatively fast, but an expensive solution [19,21]. Third category contains protocol-based solutions like MPLS, Multiprotocol Label Switching, and TAG switching. These methods try to avoid prefix matching by translate it into exact matching. These methods require modifying packet headers. Unfortunately, not 'all of the existing networks support these protocols. Furthermore, still, we need IP lookup at the ingress or edges of networks. Finally, the last category of solutions is caching. This solution is also expensive like CAM and cannot be used for large IP lookup tables. In the neural network algorithm, we train the neural network and apply all of the prefixes to the network. After the learning phase, each IP address enters the network and the next hop address appears at the output of the network. Figure 1 shows the block diagram of the system. This is a simplified view. IF' packets enter from input ports of the switch and the corresponding destination address, which specifies the output port the packet to be forwarded to, appears at the output of the neural network. There is a module for training and a memory for managing updates IP LOOKUP AND BACK PROPAGATION Back propagation (BP) is simply a gradient descent method to minimize the total squared error of the output computed by the net. Although a single-layer net is severely limited in the mapping it can learn, a multi layer net can leam any continuous mapping to an arbitrary accuracy. The BP neural networks used in this study are three layered feed forward. The length of the IP address, 32 bits, dictates the 925

3 & :* -~ -& ~- hl*- &--:>ga - %.-.-.A * * a r m Figure 1. A 12 layers neural network based on four back propagation networks. Each network gets 8 bits of IP prefix. Training is done in parallel. size of the input layer. The number of available next hops represented in the IP switch, each output unit representing one output port, determines the output layer size. The hidden unit size, in the first step is ten. We use the Hecht-Nielsen theorem [7] for an optimized and reliable number of hidden neurons. The theorem says that any continuous function f : I" -+ R", where I is the closed unit interval [0, 11, can be represented exactly by a feed forward neural network having N input units, 2N + 1 hidden units and M output units. Thus, we chose 2 * = 65 for the number of hidden neurons. Bipolar input and output and bipolar sigmoid activation function are used. If input IP address is C4(H), the input of BP network will be which is applied directly to X layer of the BP network. Nguyen-Widrow initialization [7] is used for initialization of the first and second layer weights. Biases in both layers are assumed. Operations of the neural IP lookup system consist of two stages: the leaming stage and the retrieving stage. At the learning stage, IP prefixes are presented to the input channels of the system. For example, let the IP prefix length to be 2 (n = 2) bits, the number of units in the hidden layer to be 2 (p = 2) and the number of output units to be 2 (m = 2). Weight matrices are V and W. V is a (n+l)*p matrix. It connects input layer to the hidden layer. W is a (p+l)*m matrix which connects each unit of hidden layer to the output layer. If IP address = [+1-13 appears at the input of the [ ] Figure 3. Number of routing Errors during training phase versus number of iterations. -.'I neural network and V and W have the following initial values: [1.2 V = 1.9.6,W= the input of the hidden layer will be a Z matrix calculated by: z, = [l IP] * v. (Eq. 1) Outputs of the hidden units are determined by a built-in activation function f(.) like a bipolar sigmoid function: (ZO = f(z1)). (Eq. 2) 0, vector represents inputs of output layer (01 = Z,I* W) 0%. 3) Another activation function brings the output vector 0. If the input packet should be forwarded to the first output, then, we will expect a [+1-11 for the output vector. During learning phase, weights in V and W are changed, so we can have the desired output vector for each input IP address. In retrieving phase, the incoming packets' IP addresses are applied to the neural network and the network decides the next hop using the multiplication, summation and activation functions (Equations 1 to 3). w. A MULTI LAYER NEURAL NETWORK The most serious problem of a back propagation network is the training time. To solve the problem, a new algorithm, which uses four back propagation networks, is proposed. Each network is trained separately; therefore, the size of training for an IP prefix is limited to 256. Figure 2 shows the architecture of the network. The network consists of the 4 cascaded back propagation networks. Each network is trained separately in parallel. Using a simple back Neuron Input Figure 4: Detail parts of a neuron for implementation. 926

4 TABLE 1: SIMULATION RESULTS FOR THE THIRD ALGORITHM. 15 IP PREFIXES WERE IN THE ROUTING TABLE. propagation algorithm, the network should learn 2(32-k) IP addresses for each k bits IP prefix. For instance, the system must learn IP addresses for a 16 bits long IP prefix. In the new multilayer network, at most 3 * = 896 IP addresses will be trained to the network for a 1 bit IP prefix. E.g. the IP prefm *(H).* is divided into 4 eight bits parts: 101, 129, 80:95, 0:255, and each of them is applied to one of back propagation networks. Thus, the first and the second networks learn one input, but the third and the fourth networks learn 15 and 256 inputs respectively. In the lookup phase, the destination address of an input packet is applied to the four back propagation networks. Next, Output of the first network is given as an input to the second network. The same is done for the third and the fourth networks. The output of the fourth network determines the output port or next hop. One question remains to answer. What will happen when some prefixes have some equal parts or one is prefix of another like *.* and *? To solve the problem, a preprocessing phase is added to the system such that each IP address to go to the output port with the longest match. In other words, the third network learns that 15 corresponds to the output port of * and all other 255 numbers (0:14, 16:255) with the output port of *.*. In the same way, the fourth network learns all 256 numbers, one time with output port of the first IP prefix and one time with the output port of the second one. To achieve a uniform training time in 4 back propagation networks, the total number of inputs multiplied by the number of iterations is considered as a constant Thus, the number of iterations for 4 networks is chosen in a decreasing order, e.g. 2000,50,25,6. Tables 1 and 2 show the results of simulation. The simulation was performed 24 times with different parameters; 12 times of them were repeated simulations to evaluate the repeatability of the results (Table 1). It can be seen that there is no critical error in these tests. If a packet is forwarded to an output port corresponding to a matching prefm, but not necessarily the longest one, there will be an error, but the error is not so critical. A critical error means forwarding a packet to a wrong direction. In Table 2, some other configurations are shown. The second column, simulation configuration, indicates the number of input ports, the number of neurons in hidden layer (p) and the number of output ports. sortall, simulation #2, means that prefixes are sorted before training. Unfortunately, sorting does not improve simulation results. Sorting inputs of the first layer, simulation number 6, gives similar results. Simulations 8 to 12 use a simpler algorithm. In this configuration, outputs of four back propagation networks are rounded to a one bit number where we have only 1 or -1 at the outputs of the networks. This simplifies the implementation while sensibly affecting the number of errors. v. IMPLEMENTATION ISSUES Figure 4 illustrates a neuron that should be implemented in hardware [15]. The most important part of this block diagram is the multiplier since the time needed for a multiplication is the bottleneck. The transfer kction can be implemented with a small lookup table or another neural network. We use the bipolar sigmoid function. A simple 5- steps lookup table can perform the task of transfer function. Using a multiplier in a pipelined architecture, a multiplication of two numbers can be performed in only one clock cycle. Therefore, our neural network can forward each IP packet in one clock cycle. With a 200 Mega Hertz clock, the circuit can forward 200 million packets in each second. Assuming an average of 256 bytes for the IP packet length, our algorithm can support 400 Gbps link rate. Using a higher technology, we can increase the clock rate so advancing the rate of forwarded packets in one second. For example, assuming a one Giga Hertz clock, the architecture can support 2000 Gbps link rate. The logic for each multiplier requires n * (n-bit AND) + (n-1) * (2n-bit ADD). Nine NAND gates are considered for each full adder, 13n gates are needed for each n bit adder. Thus the area of the silicon chip will be: n2 + (n-1) * (2n * 13) = 27 * n2-26 * n. Assuming n to be 16, 6500 NAND gates is needed for each neuron. In the proposed neural network, the number of inputs is 32 and the number of outputs is 8. Choosing 5 as the number of hidden neurons, we will need 40 multipliers for the second layer, which adds up to 4 * 40 multipliers totally. For the first layer, 1 * 16 bit multipliers are needed because inputs are 1 or -1. These multipliers can be ignored comparing with the second layer multipliers. Therefore we need 160 * 6500 = 1,040,000 NAND gates for implementation of the neural network. Assuming 3 transistors for each NAND gate, the network will contain 3 million-transistor, which can be implemented on a single VI. CONCLUSION AND FUTURE WORK We propose a new neural network algorithm for the IP lookup problem, which gives promising results. Our results show an IP packet can be forwarded in only one clock cycle. We also propose an architecture for the on chip implementation of our algorithm. According to our primary calculation, the method can be implemented in a chip with roughly 3 million-transistors. Regarding the average packet size of 256 bytes, our method can easily handle a 400 Gbps link rate. 927

5 ~~ TABLE 2: SIMULATION RESULTS FOR DIFFERENT NUMBER OF IP PREFlXES AND CONFIGURATIONS. We are investigating the existing methods for optimizing the number of hidden units and generalization of BP networks. We believe one of the most important problems in neural network algorithms is convergence in the training phase. Unfortunately, this badly affects the scalability of the algorithm to the larger set of IP prefix. Improving the scalability of the algorithm constitutes the next step in this direction. REFERENCES Baraldi, A.; Panniggiani, F., neural network for unsupervised categorization of multivalued input pattems: an application to satellite image clustering, IEEE Transactions on Geoscience and Remote Sensing, pp , Vol. 33, March Borg, N.; Svanberg, E.; Schelen, O., Efficient multi-field packet classification for QoS purposes., Seventh Intemational Workshop on Quality of Service, pp , May Chaskar, H.M.; Dimitriou, E.; Ravikanth, R., Service guarantees in the Intemet: differentiated services approach., Eighth Intemational Workshop on Quality of Service, pp , June Decasper, D.; Dittia, 2.; Parulkar, G.; Plattner, B., Router plugins: a software architecture for next-generation routers,, IEEEIACM Transactions on Networking, pp. 2-15, Feb Degermark. M.; Brodlink. A.; Carlsson. S.; Pink. S., Small Forwarding Tables for Fast Routing Lookups., Proceedings of SIGCOMM, pp. 3-14, Doeringer. W.; Karjoth. G.; Nassehi. M., Routing on longest- Matching Prefixes., IEEE/ACM Trans. Networking, vol. 4, no. 1, pp , Feb Fausett, L. Fundamentals of neural networks. Architectures, Algorithms and Applications., Prentice Hall Intemational, Inc., Fulu Li; Seddigh, N.; Nandy, B.; Matute, D., An empirical study of today s lntemet traffic for differentiated services IP QoS, Proceedings of Fifth IEEE Symposium on Computers and Communications, pp , July Feldman, A.; Muthukrishnan, S., Tradeoffs for packet classification., Proceedings of Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies, pp , Vol. 3, March [IO] [Pankaj Gupta, Algorithms for Routing lookups and Packet Classification., Degree of Doctor of Philosophy Thesis Submitted to the Department of Computer Science of Stanford University, [I 13 Gupta. P.; Lin. S.; McKeown. N., Routing Lookups in Hardware at memory access speeds., Proceedings of Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies, vo1.3, pp , [I21 Pankaj Gupta and Nick McKcown, Packet Classification on Multiple Fields., Proceedings of SIGCOMM, pp , [I31 Hari, A.; Suri, S.; Parulkar, G., Detecting and resolving packet filter conflicts., Proceedings of Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies, pp ,1212, Vol. 3, March Hill. F. J.; Peterson. J. R., Introduction to switching theory and logical design., John Wiley & Sons, New York, Third edition, Jabri, M. A.; Coggins, R. J.; Flower. B. G., Adaptive Analog VLSI Neural Systems., Chapman & Hall, Jun Xu; Singhal, M.; Degroat, J., A novel cache architecture to support layer-four packet classification at memory access speeds., Proceedings of Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies, pp , Vol. 3, March 2000 Lampson. B.; Srinivasan. V.; Varghese. G., IP Lookup using Multi way and Multicolumn Search., IEEEIACM Transactions on Networking, Vol. 7, pp , June Lawrence. S., C. Lee Giles, Ah Chung Tsoi, What Size Neural Network Gives Optimal Generalization? Convergence Properties of Back propagation., Technical Report, Institute for Advanced Computer Studies University of Maryland, June McAuley. A. J.; Francis. P., Fast Routing Table Using CAMS., Proceedings of Twelfth Annual Joint Conference of the IEEE Computer and Communications Societies. Networking: Foundation for the Future, vo1.3, pp , Nilsson, S., IP-Address Lookup Using LC-Tries., IEEE Journal on Selected Areas in Communications, Vol. 17, pp , June Pi-Chung Wang; Chia-Tai Chan; Yaw-Chung Chen, A fast IP routing lookup scheme., IEEE International Conference on Communications, pp, , Vol. 2, June Rao, A.; Walker, M.R.; Clark, L.T.; Akers, L.A., ART1 network implementation issues., Fourth IEEE Region International Conference, pp , Nov Rao, A.; Walker, M.R.; Clark, L.T.; Akers, L.A., Integrated circuit emulation of ART1 networks., First IEE International Conference on Artificial Neural Networks, pp , Singh, K., A configurable 5-D packet classification engine with 4Mpackeds throughput for high-speed data networking., IEEE International solid-state Circuits Conference, pp , Feb Shiomoto, K.; Uga, M.; Omotani, M.; Shimizu, S.; Chimaru, T. Scalable multi-qos IP+ATM switch router Architecture IEEE Communications Magazine, pp ,.Vol. 38, V. Srinivasan, G. Varghese, S. Suri and M. Waldvogel, Fast and Scalable Layer Four Switching., Proceedings of SIGCOMM, pp , Tan, K.M.C.; Collie, B.S., Detection and classification of TCP/IP network services., Proceedings of 13th Annual of Computer Security Applications Conference, pp , Dec Waldvogel. M.; Varghese. G.; Turner. J.; Plattner. B., Scalable High Speed IP Routing Lookups., In Computer Communication Review, Vol. 27, #4, October Yazdani, N.; Min, P.S., Fast and scalable schemes for the IP address lookup problem., Proceedings of the IEEE Conference on High Performance Switching and routing, pp , June

Frugal IP Lookup Based on a Parallel Search

Frugal IP Lookup Based on a Parallel Search Frugal IP Lookup Based on a Parallel Search Zoran Čiča and Aleksandra Smiljanić School of Electrical Engineering, Belgrade University, Serbia Email: cicasyl@etf.rs, aleksandra@etf.rs Abstract Lookup function

More information

Routing Lookup Algorithm for IPv6 using Hash Tables

Routing Lookup Algorithm for IPv6 using Hash Tables Routing Lookup Algorithm for IPv6 using Hash Tables Peter Korppoey, John Smith, Department of Electronics Engineering, New Mexico State University-Main Campus Abstract: After analyzing of existing routing

More information

Problem Statement. Algorithm MinDPQ (contd.) Algorithm MinDPQ. Summary of Algorithm MinDPQ. Algorithm MinDPQ: Experimental Results.

Problem Statement. Algorithm MinDPQ (contd.) Algorithm MinDPQ. Summary of Algorithm MinDPQ. Algorithm MinDPQ: Experimental Results. Algorithms for Routing Lookups and Packet Classification October 3, 2000 High Level Outline Part I. Routing Lookups - Two lookup algorithms Part II. Packet Classification - One classification algorithm

More information

Binary Search Schemes for Fast IP Lookups

Binary Search Schemes for Fast IP Lookups 1 Schemes for Fast IP Lookups Pronita Mehrotra, Paul D. Franzon Abstract IP route look up is the most time consuming operation of a router. Route lookup is becoming a very challenging problem due to the

More information

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup Yan Sun and Min Sik Kim School of Electrical Engineering and Computer Science Washington State University Pullman, Washington

More information

Disjoint Superposition for Reduction of Conjoined Prefixes in IP Lookup for Actual IPv6 Forwarding Tables

Disjoint Superposition for Reduction of Conjoined Prefixes in IP Lookup for Actual IPv6 Forwarding Tables Disjoint Superposition for Reduction of Conjoined Prefixes in IP Lookup for Actual IPv6 Forwarding Tables Roberto Rojas-Cessa, Taweesak Kijkanjanarat, Wara Wangchai, Krutika Patil, Narathip Thirapittayatakul

More information

Dynamic Routing Tables Using Simple Balanced. Search Trees

Dynamic Routing Tables Using Simple Balanced. Search Trees Dynamic Routing Tables Using Simple Balanced Search Trees Y.-K. Chang and Y.-C. Lin Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan R.O.C. ykchang@mail.ncku.edu.tw

More information

Tree-Based Minimization of TCAM Entries for Packet Classification

Tree-Based Minimization of TCAM Entries for Packet Classification Tree-Based Minimization of TCAM Entries for Packet Classification YanSunandMinSikKim School of Electrical Engineering and Computer Science Washington State University Pullman, Washington 99164-2752, U.S.A.

More information

IP Address Lookup in Hardware for High-Speed Routing

IP Address Lookup in Hardware for High-Speed Routing IP Address Lookup in Hardware for High-Speed Routing Andreas Moestedt and Peter Sjödin am@sics.se, peter@sics.se Swedish Institute of Computer Science P.O. Box 1263, SE-164 29 KISTA, Sweden Abstract This

More information

Performance Improvement of Hardware-Based Packet Classification Algorithm

Performance Improvement of Hardware-Based Packet Classification Algorithm Performance Improvement of Hardware-Based Packet Classification Algorithm Yaw-Chung Chen 1, Pi-Chung Wang 2, Chun-Liang Lee 2, and Chia-Tai Chan 2 1 Department of Computer Science and Information Engineering,

More information

THE advent of the World Wide Web (WWW) has doubled

THE advent of the World Wide Web (WWW) has doubled IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 17, NO. 6, JUNE 1999 1093 A Novel IP-Routing Lookup Scheme and Hardware Architecture for Multigigabit Switching Routers Nen-Fu Huang, Member, IEEE,

More information

Novel Hardware Architecture for Fast Address Lookups

Novel Hardware Architecture for Fast Address Lookups Novel Hardware Architecture for Fast Address Lookups Pronita Mehrotra, Paul D. Franzon ECE Department, North Carolina State University, Box 7911, Raleigh, NC 27695-791 1, USA Ph: +1-919-515-735 1, Fax:

More information

INF5050 Protocols and Routing in Internet (Friday ) Subject: IP-router architecture. Presented by Tor Skeie

INF5050 Protocols and Routing in Internet (Friday ) Subject: IP-router architecture. Presented by Tor Skeie INF5050 Protocols and Routing in Internet (Friday 9.2.2018) Subject: IP-router architecture Presented by Tor Skeie High Performance Switching and Routing Telecom Center Workshop: Sept 4, 1997. This presentation

More information

CS419: Computer Networks. Lecture 6: March 7, 2005 Fast Address Lookup:

CS419: Computer Networks. Lecture 6: March 7, 2005 Fast Address Lookup: : Computer Networks Lecture 6: March 7, 2005 Fast Address Lookup: Forwarding/Routing Revisited Best-match Longest-prefix forwarding table lookup We looked at the semantics of bestmatch longest-prefix address

More information

Parallel-Search Trie-based Scheme for Fast IP Lookup

Parallel-Search Trie-based Scheme for Fast IP Lookup Parallel-Search Trie-based Scheme for Fast IP Lookup Roberto Rojas-Cessa, Lakshmi Ramesh, Ziqian Dong, Lin Cai, and Nirwan Ansari Department of Electrical and Computer Engineering, New Jersey Institute

More information

Implementation of Boundary Cutting Algorithm Using Packet Classification

Implementation of Boundary Cutting Algorithm Using Packet Classification Implementation of Boundary Cutting Algorithm Using Packet Classification Dasari Mallesh M.Tech Student Department of CSE Vignana Bharathi Institute of Technology, Hyderabad. ABSTRACT: Decision-tree-based

More information

* I D ~~~ ~ Figure 2: Longest matching prefix.

* I D ~~~ ~ Figure 2: Longest matching prefix. A fast and compact longest match prefix look-up method using pointer cache for very long network address Masanori Uga Kohei Shiomoto "IT Network Service Systems Laboratories Midori 3-9-, Musashino, Tokyo

More information

Efficient Construction Of Variable-Stride Multibit Tries For IP Lookup

Efficient Construction Of Variable-Stride Multibit Tries For IP Lookup " Efficient Construction Of Variable-Stride Multibit Tries For IP Lookup Sartaj Sahni & Kun Suk Kim sahni, kskim @ciseufledu Department of Computer and Information Science and Engineering University of

More information

Tree, Segment Table, and Route Bucket: A Multistage Algorithm for IPv6 Routing Table Lookup

Tree, Segment Table, and Route Bucket: A Multistage Algorithm for IPv6 Routing Table Lookup Tree, Segment Table, and Route Bucket: A Multistage Algorithm for IPv6 Routing Table Lookup Zhenqiang LI Dongqu ZHENG Yan MA School of Computer Science and Technology Network Information Center Beijing

More information

Three Different Designs for Packet Classification

Three Different Designs for Packet Classification Three Different Designs for Packet Classification HATAM ABDOLI Computer Department Bu-Ali Sina University Shahid Fahmideh street, Hamadan IRAN abdoli@basu.ac.ir http://www.profs.basu.ac.ir/abdoli Abstract:

More information

Fast Update of Forwarding Tables in Internet Router Using AS Numbers Λ

Fast Update of Forwarding Tables in Internet Router Using AS Numbers Λ Fast Update of Forwarding Tables in Internet Router Using AS Numbers Λ Heonsoo Lee, Seokjae Ha, and Yanghee Choi School of Computer Science and Engineering Seoul National University San 56-1, Shilim-dong,

More information

FPGA Implementation of Lookup Algorithms

FPGA Implementation of Lookup Algorithms 2011 IEEE 12th International Conference on High Performance Switching and Routing FPGA Implementation of Lookup Algorithms Zoran Chicha, Luka Milinkovic, Aleksandra Smiljanic Department of Telecommunications

More information

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,

More information

Trie-Based Policy Representations for Network Firewalls

Trie-Based Policy Representations for Network Firewalls Trie-Based Policy Representations for Network Firewalls Errin W. Fulp and Stephen J. Tarsa Wake Forest University Department of Computer Science Winston-Salem, NC, USA nsg.cs.wfu.edu {fulp tarssj2}@wfu.edu

More information

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,

More information

DESIGN AND IMPLEMENTATION OF OPTIMIZED PACKET CLASSIFIER

DESIGN AND IMPLEMENTATION OF OPTIMIZED PACKET CLASSIFIER International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 DESIGN AND IMPLEMENTATION OF OPTIMIZED PACKET CLASSIFIER Kiran K C 1, Sunil T D

More information

Growth of the Internet Network capacity: A scarce resource Good Service

Growth of the Internet Network capacity: A scarce resource Good Service IP Route Lookups 1 Introduction Growth of the Internet Network capacity: A scarce resource Good Service Large-bandwidth links -> Readily handled (Fiber optic links) High router data throughput -> Readily

More information

Scalable Packet Classification for IPv6 by Using Limited TCAMs

Scalable Packet Classification for IPv6 by Using Limited TCAMs Scalable Packet Classification for IPv6 by Using Limited TCAMs Chia-Tai Chan 1, Pi-Chung Wang 1,Shuo-ChengHu 2, Chung-Liang Lee 1,and Rong-Chang Chen 3 1 Telecommunication Laboratories, Chunghwa Telecom

More information

Switch and Router Design. Packet Processing Examples. Packet Processing Examples. Packet Processing Rate 12/14/2011

Switch and Router Design. Packet Processing Examples. Packet Processing Examples. Packet Processing Rate 12/14/2011 // Bottlenecks Memory, memory, 88 - Switch and Router Design Dr. David Hay Ross 8b dhay@cs.huji.ac.il Source: Nick Mckeown, Isaac Keslassy Packet Processing Examples Address Lookup (IP/Ethernet) Where

More information

Fast Packet Classification Algorithms

Fast Packet Classification Algorithms Fast Packet Classification Algorithms Mrudul Dixit, Anuja Kale, Madhavi Narote, Sneha Talwalkar, and B. V. Barbadekar Abstract A packet classifier possesses a set of rules for classifying packets based

More information

Multi-core Implementation of Decomposition-based Packet Classification Algorithms 1

Multi-core Implementation of Decomposition-based Packet Classification Algorithms 1 Multi-core Implementation of Decomposition-based Packet Classification Algorithms 1 Shijie Zhou, Yun R. Qu, and Viktor K. Prasanna Ming Hsieh Department of Electrical Engineering, University of Southern

More information

Rule Caching for Packet Classification Support

Rule Caching for Packet Classification Support Rule Caching for Packet Classification Support Joji Philip, Manish Taneja, and Roberto Rojas-Cessa Abstract The growth of the Internet and requirements for enhanced flexibility and versatility have resulted

More information

LONGEST prefix matching (LPM) techniques have received

LONGEST prefix matching (LPM) techniques have received IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 14, NO. 2, APRIL 2006 397 Longest Prefix Matching Using Bloom Filters Sarang Dharmapurikar, Praveen Krishnamurthy, and David E. Taylor, Member, IEEE Abstract We

More information

Approximation Analysis for Routing with Clue in Mesh TCP/IP Network

Approximation Analysis for Routing with Clue in Mesh TCP/IP Network 64 ECTI TRANSACTIONS ON ELECTRICAL ENG., ELECTRONICS, AND COMMUNICATIONS VOL.4, NO.1 FEBRUARY 2006 Approximation Analysis for Routing with Clue in Mesh TCP/IP Network Piboonlit Viriyaphol and Chanintorn

More information

Message Switch. Processor(s) 0* 1 100* 6 1* 2 Forwarding Table

Message Switch. Processor(s) 0* 1 100* 6 1* 2 Forwarding Table Recent Results in Best Matching Prex George Varghese October 16, 2001 Router Model InputLink i 100100 B2 Message Switch B3 OutputLink 6 100100 Processor(s) B1 Prefix Output Link 0* 1 100* 6 1* 2 Forwarding

More information

Scalable IP Routing Lookup in Next Generation Network

Scalable IP Routing Lookup in Next Generation Network Scalable IP Routing Lookup in Next Generation Network Chia-Tai Chan 1, Pi-Chung Wang 1,Shuo-ChengHu 2, Chung-Liang Lee 1, and Rong-Chang Chen 3 1 Telecommunication Laboratories, Chunghwa Telecom Co., Ltd.

More information

Efficient hardware architecture for fast IP address lookup. Citation Proceedings - IEEE INFOCOM, 2002, v. 2, p

Efficient hardware architecture for fast IP address lookup. Citation Proceedings - IEEE INFOCOM, 2002, v. 2, p Title Efficient hardware architecture for fast IP address lookup Author(s) Pao, D; Liu, C; Wu, A; Yeung, L; Chan, KS Citation Proceedings - IEEE INFOCOM, 2002, v 2, p 555-56 Issued Date 2002 URL http://hdlhandlenet/0722/48458

More information

Fast and Scalable IP Address Lookup with Time Complexity of Log m Log m (n)

Fast and Scalable IP Address Lookup with Time Complexity of Log m Log m (n) 58 JOURNAL OF ADVANCES IN INFORMATION TECHNOLOGY, VOL. 5, NO. 2, MAY 214 Fast and Scalable IP Address Lookup with Time Complexity of Log m Log m (n) Abhishant Prakash Motilal Nehru National Institute of

More information

Design of a High Speed FPGA-Based Classifier for Efficient Packet Classification

Design of a High Speed FPGA-Based Classifier for Efficient Packet Classification Design of a High Speed FPGA-Based Classifier for Efficient Packet Classification V.S.Pallavi 1, Dr.D.Rukmani Devi 2 PG Scholar 1, Department of ECE, RMK Engineering College, Chennai, Tamil Nadu, India

More information

Dynamic Analysis of Structures Using Neural Networks

Dynamic Analysis of Structures Using Neural Networks Dynamic Analysis of Structures Using Neural Networks Alireza Lavaei Academic member, Islamic Azad University, Boroujerd Branch, Iran Alireza Lohrasbi Academic member, Islamic Azad University, Boroujerd

More information

Forwarding and Routers : Computer Networking. Original IP Route Lookup. Outline

Forwarding and Routers : Computer Networking. Original IP Route Lookup. Outline Forwarding and Routers 15-744: Computer Networking L-9 Router Algorithms IP lookup Longest prefix matching Classification Flow monitoring Readings [EVF3] Bitmap Algorithms for Active Flows on High Speed

More information

Fast IP Routing Lookup with Configurable Processor and Compressed Routing Table

Fast IP Routing Lookup with Configurable Processor and Compressed Routing Table Fast IP Routing Lookup with Configurable Processor and Compressed Routing Table H. Michael Ji, and Ranga Srinivasan Tensilica, Inc. 3255-6 Scott Blvd Santa Clara, CA 95054 Abstract--In this paper we examine

More information

Routers: Forwarding EECS 122: Lecture 13

Routers: Forwarding EECS 122: Lecture 13 Input Port Functions Routers: Forwarding EECS 22: Lecture 3 epartment of Electrical Engineering and Computer Sciences University of California Berkeley Physical layer: bit-level reception ata link layer:

More information

FAST IP ADDRESS LOOKUP ENGINE FOR SOC INTEGRATION

FAST IP ADDRESS LOOKUP ENGINE FOR SOC INTEGRATION FAST IP ADDRESS LOOKUP ENGINE FOR SOC INTEGRATION Tomas Henriksson Department of Electrical Engineering Linköpings universitet SE-581 83 Linköping tomhe@isy.liu.se Ingrid Verbauwhede UCLA EE Dept 7440B

More information

Chapter 1. Introduction

Chapter 1. Introduction Chapter 1 Introduction In a packet-switched network, packets are buffered when they cannot be processed or transmitted at the rate they arrive. There are three main reasons that a router, with generic

More information

Last Lecture: Network Layer

Last Lecture: Network Layer Last Lecture: Network Layer 1. Design goals and issues 2. Basic Routing Algorithms & Protocols 3. Addressing, Fragmentation and reassembly 4. Internet Routing Protocols and Inter-networking 5. Router design

More information

Multiway Range Trees: Scalable IP Lookup with Fast Updates

Multiway Range Trees: Scalable IP Lookup with Fast Updates Multiway Range Trees: Scalable IP Lookup with Fast Updates Subhash Suri George Varghese Priyank Ramesh Warkhede Department of Computer Science Washington University St. Louis, MO 63130. Abstract In this

More information

Hardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT

Hardware Assisted Recursive Packet Classification Module for IPv6 etworks ABSTRACT Hardware Assisted Recursive Packet Classification Module for IPv6 etworks Shivvasangari Subramani [shivva1@umbc.edu] Department of Computer Science and Electrical Engineering University of Maryland Baltimore

More information

Grid of Segment Trees for Packet Classification

Grid of Segment Trees for Packet Classification 2010 24th IEEE International Conference on Advanced Information Networking and Applications Grid of Segment Trees for Packet Classification Yeim-Kuan Chang, Yung-Chieh Lin, and Chen-Yu Lin Department of

More information

IMPLEMENTATION OF FPGA-BASED ARTIFICIAL NEURAL NETWORK (ANN) FOR FULL ADDER. Research Scholar, IIT Kharagpur.

IMPLEMENTATION OF FPGA-BASED ARTIFICIAL NEURAL NETWORK (ANN) FOR FULL ADDER. Research Scholar, IIT Kharagpur. Journal of Analysis and Computation (JAC) (An International Peer Reviewed Journal), www.ijaconline.com, ISSN 0973-2861 Volume XI, Issue I, Jan- December 2018 IMPLEMENTATION OF FPGA-BASED ARTIFICIAL NEURAL

More information

Packet Classification Using Dynamically Generated Decision Trees

Packet Classification Using Dynamically Generated Decision Trees 1 Packet Classification Using Dynamically Generated Decision Trees Yu-Chieh Cheng, Pi-Chung Wang Abstract Binary Search on Levels (BSOL) is a decision-tree algorithm for packet classification with superior

More information

Routers: Forwarding EECS 122: Lecture 13

Routers: Forwarding EECS 122: Lecture 13 Routers: Forwarding EECS 122: Lecture 13 epartment of Electrical Engineering and Computer Sciences University of California Berkeley Router Architecture Overview Two key router functions: run routing algorithms/protocol

More information

15-744: Computer Networking. Routers

15-744: Computer Networking. Routers 15-744: Computer Networking outers Forwarding and outers Forwarding IP lookup High-speed router architecture eadings [McK97] A Fast Switched Backplane for a Gigabit Switched outer Optional [D+97] Small

More information

ECE697AA Lecture 20. Forwarding Tables

ECE697AA Lecture 20. Forwarding Tables ECE697AA Lecture 20 Routers: Prefix Lookup Algorithms Tilman Wolf Department of Electrical and Computer Engineering 11/14/08 Forwarding Tables Routing protocols involve a lot of information Path choices,

More information

Packet Classification using Rule Caching

Packet Classification using Rule Caching Packet Classification using Rule Caching Nitesh B. Guinde, Roberto Rojas-Cessa and Sotirios G. Ziavras Electrical and Computer Engineering Department New Jersey Institute Technology Newark, NJ 72, USA

More information

ARITHMETIC operations based on residue number systems

ARITHMETIC operations based on residue number systems IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 2, FEBRUARY 2006 133 Improved Memoryless RNS Forward Converter Based on the Periodicity of Residues A. B. Premkumar, Senior Member,

More information

IP LOOK-UP WITH TIME OR MEMORY GUARANTEE AND LOW UPDATE TIME 1

IP LOOK-UP WITH TIME OR MEMORY GUARANTEE AND LOW UPDATE TIME 1 2005 IEEE International Symposium on Signal Processing and Information Technology IP LOOK-UP WITH TIME OR MEMORY GUARANTEE AND LOW UPDATE TIME 1 G.T. Kousiouris and D.N. Serpanos Dept. of Electrical and

More information

International Journal of Electrical and Computer Engineering 4: Application of Neural Network in User Authentication for Smart Home System

International Journal of Electrical and Computer Engineering 4: Application of Neural Network in User Authentication for Smart Home System Application of Neural Network in User Authentication for Smart Home System A. Joseph, D.B.L. Bong, and D.A.A. Mat Abstract Security has been an important issue and concern in the smart home systems. Smart

More information

4.12 Generalization. In back-propagation learning, as many training examples as possible are typically used.

4.12 Generalization. In back-propagation learning, as many training examples as possible are typically used. 1 4.12 Generalization In back-propagation learning, as many training examples as possible are typically used. It is hoped that the network so designed generalizes well. A network generalizes well when

More information

A FORWARDING CACHE VLAN PROTOCOL (FCVP) IN WIRELESS NETWORKS

A FORWARDING CACHE VLAN PROTOCOL (FCVP) IN WIRELESS NETWORKS A FORWARDING CACHE VLAN PROTOCOL (FCVP) IN WIRELESS NETWORKS Tzu-Chiang Chiang,, Ching-Hung Yeh, Yueh-Min Huang and Fenglien Lee Department of Engineering Science, National Cheng-Kung University, Taiwan,

More information

AN ASSOCIATIVE TERNARY CACHE FOR IP ROUTING. 1. Introduction. 2. Associative Cache Scheme

AN ASSOCIATIVE TERNARY CACHE FOR IP ROUTING. 1. Introduction. 2. Associative Cache Scheme AN ASSOCIATIVE TERNARY CACHE FOR IP ROUTING James J. Rooney 1 José G. Delgado-Frias 2 Douglas H. Summerville 1 1 Dept. of Electrical and Computer Engineering. 2 School of Electrical Engr. and Computer

More information

Master Course Computer Networks IN2097

Master Course Computer Networks IN2097 Chair for Network Architectures and Services Prof. Carle Department for Computer Science TU München Chair for Network Architectures and Services Prof. Carle Department for Computer Science TU München Master

More information

A Pipelined IP Address Lookup Module for 100 Gbps Line Rates and beyond

A Pipelined IP Address Lookup Module for 100 Gbps Line Rates and beyond A Pipelined IP Address Lookup Module for 1 Gbps Line Rates and beyond Domenic Teuchert and Simon Hauger Institute of Communication Networks and Computer Engineering (IKR) Universität Stuttgart, Pfaffenwaldring

More information

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including

Introduction. Introduction. Router Architectures. Introduction. Recent advances in routing architecture including Router Architectures By the end of this lecture, you should be able to. Explain the different generations of router architectures Describe the route lookup process Explain the operation of PATRICIA algorithm

More information

Homework 1 Solutions:

Homework 1 Solutions: Homework 1 Solutions: If we expand the square in the statistic, we get three terms that have to be summed for each i: (ExpectedFrequency[i]), (2ObservedFrequency[i]) and (ObservedFrequency[i])2 / Expected

More information

PERFORMANCE ANALYSIS OF AF IN CONSIDERING LINK

PERFORMANCE ANALYSIS OF AF IN CONSIDERING LINK I.J.E.M.S., VOL.2 (3) 211: 163-171 ISSN 2229-6X PERFORMANCE ANALYSIS OF AF IN CONSIDERING LINK UTILISATION BY SIMULATION Jai Kumar and U.C. Jaiswal Department of Computer Science and Engineering, Madan

More information

Data Structures for Packet Classification

Data Structures for Packet Classification Presenter: Patrick Nicholson Department of Computer Science CS840 Topics in Data Structures Outline 1 The Problem 2 Hardware Solutions 3 Data Structures: 1D 4 Trie-Based Solutions Packet Classification

More information

Reduced Delay BCD Adder

Reduced Delay BCD Adder Reduced Delay BCD Adder Alp Arslan Bayrakçi and Ahmet Akkaş Computer Engineering Department Koç University 350 Sarıyer, İstanbul, Turkey abayrakci@ku.edu.tr ahakkas@ku.edu.tr Abstract Financial and commercial

More information

Towards Effective Packet Classification. J. Li, Y. Qi, and B. Xu Network Security Lab RIIT, Tsinghua University Dec, 2005

Towards Effective Packet Classification. J. Li, Y. Qi, and B. Xu Network Security Lab RIIT, Tsinghua University Dec, 2005 Towards Effective Packet Classification J. Li, Y. Qi, and B. Xu Network Security Lab RIIT, Tsinghua University Dec, 2005 Outline Algorithm Study Understanding Packet Classification Worst-case Complexity

More information

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications

A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications Metin Mete Özbilen 1 and Mustafa Gök 2 1 Mersin University, Engineering Faculty, Department of Computer Science,

More information

SINCE the ever increasing dependency on the Internet, there

SINCE the ever increasing dependency on the Internet, there IEEE TRANSACTIONS ON MULTIMEDIA, VOL. 8, NO. 6, DECEMBER 2006 1239 Scalable Packet Classification for Enabling Internet Differentiated Services Pi-Chung Wang, Member, IEEE, Chia-Tai Chan, Chun-Liang Lee,

More information

A Scalable Approach for Packet Classification Using Rule-Base Partition

A Scalable Approach for Packet Classification Using Rule-Base Partition CNIR Journal, Volume (5), Issue (1), Dec., 2005 A Scalable Approach for Packet Classification Using Rule-Base Partition Mr. S J Wagh 1 and Dr. T. R. Sontakke 2 [1] Assistant Professor in Information Technology,

More information

Performance Analysis of Routing Techniques in Networks

Performance Analysis of Routing Techniques in Networks International Journal of Scientific and Research Publications, Volume 2, Issue 9, September 2012 1 Performance Analysis of Routing Techniques in Networks J.Mahesh, M.Antony Kumar P.M.R.Engineering College

More information

OPS: Optical Packet Switches

OPS: Optical Packet Switches OPS: Optical Packet Switches Hiroaki Harai (harai@nict.go.jp) National Institute of Information and Communications Technology Sep 8, 2006 Optical Network Testbeds Workshop 3 Why do we Need OPS? Internet

More information

Virtual Circuit Blocking Probabilities in an ATM Banyan Network with b b Switching Elements

Virtual Circuit Blocking Probabilities in an ATM Banyan Network with b b Switching Elements Proceedings of the Applied Telecommunication Symposium (part of Advanced Simulation Technologies Conference) Seattle, Washington, USA, April 22 26, 21 Virtual Circuit Blocking Probabilities in an ATM Banyan

More information

Master Course Computer Networks IN2097

Master Course Computer Networks IN2097 Chair for Network Architectures and Services Prof. Carle Department for Computer Science TU München Master Course Computer Networks IN2097 Prof. Dr.-Ing. Georg Carle Christian Grothoff, Ph.D. Chair for

More information

Memory Intensive Architectures for DSP and Data Communication Pronita Mehrotra, Paul Franzon

Memory Intensive Architectures for DSP and Data Communication Pronita Mehrotra, Paul Franzon Memory Intensive Architectures for DSP and Data Communication Pronita Mehrotra, Paul Franzon Department of Electrical and Computer Engineering North Carolina State University Outline Objectives Approach

More information

An Algorithm For Training Multilayer Perceptron (MLP) For Image Reconstruction Using Neural Network Without Overfitting.

An Algorithm For Training Multilayer Perceptron (MLP) For Image Reconstruction Using Neural Network Without Overfitting. An Algorithm For Training Multilayer Perceptron (MLP) For Image Reconstruction Using Neural Network Without Overfitting. Mohammad Mahmudul Alam Mia, Shovasis Kumar Biswas, Monalisa Chowdhury Urmi, Abubakar

More information

Router Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13

Router Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13 Router Design: Table Lookups and Packet Scheduling EECS 122: Lecture 13 Department of Electrical Engineering and Computer Sciences University of California Berkeley Review: Switch Architectures Input Queued

More information

Network Superhighway CSCD 330. Network Programming Winter Lecture 13 Network Layer. Reading: Chapter 4

Network Superhighway CSCD 330. Network Programming Winter Lecture 13 Network Layer. Reading: Chapter 4 CSCD 330 Network Superhighway Network Programming Winter 2015 Lecture 13 Network Layer Reading: Chapter 4 Some slides provided courtesy of J.F Kurose and K.W. Ross, All Rights Reserved, copyright 1996-2007

More information

Router Architectures

Router Architectures Router Architectures Venkat Padmanabhan Microsoft Research 13 April 2001 Venkat Padmanabhan 1 Outline Router architecture overview 50 Gbps multi-gigabit router (Partridge et al.) Technology trends Venkat

More information

Fast Firewall Implementations for Software and Hardware-based Routers

Fast Firewall Implementations for Software and Hardware-based Routers Fast Firewall Implementations for Software and Hardware-based Routers Lili Qiu George Varghese Subhash Suri liliq@microsoft.com varghese@cs.ucsd.edu suri@cs.ucsb.edu Microsoft Research University of California,

More information

Novel Hardware Architecture for Fast Address Lookups

Novel Hardware Architecture for Fast Address Lookups Novel Hardware Architecture for Fast Address Lookups Pronita Mehrotra Paul D. Franzon Department of Electrical and Computer Engineering North Carolina State University {pmehrot,paulf}@eos.ncsu.edu This

More information

Packet Classification. George Varghese

Packet Classification. George Varghese Packet Classification George Varghese Original Motivation: Firewalls Firewalls use packet filtering to block say ssh and force access to web and mail via proxies. Still part of defense in depth today.

More information

Lecture 11: Packet forwarding

Lecture 11: Packet forwarding Lecture 11: Packet forwarding Anirudh Sivaraman 2017/10/23 This week we ll talk about the data plane. Recall that the routing layer broadly consists of two parts: (1) the control plane that computes routes

More information

Quality of Service in the Internet

Quality of Service in the Internet Quality of Service in the Internet Problem today: IP is packet switched, therefore no guarantees on a transmission is given (throughput, transmission delay, ): the Internet transmits data Best Effort But:

More information

A Scalable and Small Forwarding Table for Fast IP Address Lookups

A Scalable and Small Forwarding Table for Fast IP Address Lookups A Scalable and Small Forwarding Table for Fast IP Address Lookups Sungkee Jean Sang-Hun Chung Jung-wdn Cho Hyunsoo Yoon Department of Electrical Engineering & Computer Science Division of Computer Science,

More information

An Efficient IP Routing Lookup by Using Routing Interval

An Efficient IP Routing Lookup by Using Routing Interval 374 JOURNA OF COMMUNICATIONS AND NETWORKS, VO.3, NO.4, DECEMBER 21 An Efficient IP Routing ookup by Using Routing Interval Pi-Chung Wang, Chia-Tai Chan, and Yaw-Chung Chen Abstract: Nowadays, the commonly

More information

Introduction. Router Architectures. Introduction. Introduction. Recent advances in routing architecture including

Introduction. Router Architectures. Introduction. Introduction. Recent advances in routing architecture including Introduction Router Architectures Recent advances in routing architecture including specialized hardware switching fabrics efficient and faster lookup algorithms have created routers that are capable of

More information

Bloom Filters. References:

Bloom Filters. References: Bloom Filters References: Li Fan, Pei Cao, Jussara Almeida, Andrei Broder, Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol, IEEE/ACM Transactions on Networking, Vol. 8, No. 3, June 2000.

More information

Simulation of Zhang Suen Algorithm using Feed- Forward Neural Networks

Simulation of Zhang Suen Algorithm using Feed- Forward Neural Networks Simulation of Zhang Suen Algorithm using Feed- Forward Neural Networks Ritika Luthra Research Scholar Chandigarh University Gulshan Goyal Associate Professor Chandigarh University ABSTRACT Image Skeletonization

More information

SOMSN: An Effective Self Organizing Map for Clustering of Social Networks

SOMSN: An Effective Self Organizing Map for Clustering of Social Networks SOMSN: An Effective Self Organizing Map for Clustering of Social Networks Fatemeh Ghaemmaghami Research Scholar, CSE and IT Dept. Shiraz University, Shiraz, Iran Reza Manouchehri Sarhadi Research Scholar,

More information

AN EFFICIENT HYBRID ALGORITHM FOR MULTIDIMENSIONAL PACKET CLASSIFICATION

AN EFFICIENT HYBRID ALGORITHM FOR MULTIDIMENSIONAL PACKET CLASSIFICATION AN EFFICIENT HYBRID ALGORITHM FOR MULTIDIMENSIONAL PACKET CLASSIFICATION Yaxuan Qi 1 and Jun Li 1,2 1 Research Institute of Information Technology (RIIT), Tsinghua University, Beijing, China, 100084 2

More information

Image Compression: An Artificial Neural Network Approach

Image Compression: An Artificial Neural Network Approach Image Compression: An Artificial Neural Network Approach Anjana B 1, Mrs Shreeja R 2 1 Department of Computer Science and Engineering, Calicut University, Kuttippuram 2 Department of Computer Science and

More information

An Efficient Learning Scheme for Extreme Learning Machine and Its Application

An Efficient Learning Scheme for Extreme Learning Machine and Its Application An Efficient Learning Scheme for Extreme Learning Machine and Its Application Kheon-Hee Lee, Miso Jang, Keun Park, Dong-Chul Park, Yong-Mu Jeong and Soo-Young Min Abstract An efficient learning scheme

More information

Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider

Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider Tamkang Journal of Science and Engineering, Vol. 3, No., pp. 29-255 (2000) 29 Carry-Free Radix-2 Subtractive Division Algorithm and Implementation of the Divider Jen-Shiun Chiang, Hung-Da Chung and Min-Show

More information

Face Recognition Using Vector Quantization Histogram and Support Vector Machine Classifier Rong-sheng LI, Fei-fei LEE *, Yan YAN and Qiu CHEN

Face Recognition Using Vector Quantization Histogram and Support Vector Machine Classifier Rong-sheng LI, Fei-fei LEE *, Yan YAN and Qiu CHEN 2016 International Conference on Artificial Intelligence: Techniques and Applications (AITA 2016) ISBN: 978-1-60595-389-2 Face Recognition Using Vector Quantization Histogram and Support Vector Machine

More information

A Fuzzy System for Adaptive Network Routing

A Fuzzy System for Adaptive Network Routing A Fuzzy System for Adaptive Network Routing A. Pasupuleti *, A.V. Mathew*, N. Shenoy** and S. A. Dianat* Rochester Institute of Technology Rochester, NY 14623, USA E-mail: axp1014@rit.edu Abstract In this

More information

CS 268: Computer Networking

CS 268: Computer Networking CS 268: Computer Networking L-8 outers Forwarding and outers Forwarding IP lookup High-speed router architecture eadings [McK97] A Fast Switched Backplane for a Gigabit Switched outer [KCY03] Scaling ternet

More information

Dynamically Configurable Online Statistical Flow Feature Extractor on FPGA

Dynamically Configurable Online Statistical Flow Feature Extractor on FPGA Dynamically Configurable Online Statistical Flow Feature Extractor on FPGA Da Tong, Viktor Prasanna Ming Hsieh Department of Electrical Engineering University of Southern California Email: {datong, prasanna}@usc.edu

More information