ICE Performance Analyzer User s Guide

Size: px
Start display at page:

Download "ICE Performance Analyzer User s Guide"

Transcription

1 ICE Performance Analyzer User s Guide TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... ICE In-Circuit Emulator... ICE Analyzer System... ICE Performance Analyzer User's Guide... 1 Performance Analysis... 2 Analyzer Structure 2 Commands 3 Display Results 5 Manual Address Selection 5 ICE Performance Analyzer User s Guide 1

2 ICE Performance Analyzer User s Guide Version 06-Nov-2017 Performance Analysis The real-time performance analyzer can display the percentage of time spent by a program in different functions or modules of a program. This functionality isn t available on the HAC. On the SA120 this analyzer can be connected to the levels or flags of the trigger unit too, to show their time relations. Analyzer Structure The standard measurement method for TRACE32-ICE is Hardware. If the measurement method Hardware is use, the performance analyzer can be seen as an array of time counters. Only one counter is getting the clock to count, all other counters are stopped. The resolution of the counters is 1 us. Counter clocks can be enabled either by the six upper breakpoint bits (Spot, Read, Write, Alpha, Beta, Charly), the level of the trigger unit (STU) or the flags of the trigger unit (only SA120). When using the breakpoint bits, either all CPU bus cycles can change the selection of the counter, or the program fetch cycles changes the counter selection only. The first case is used for memory access profiling, the second one for performance analysis. selection signal (6) breakpoints or levels or flags DEMUX time-clock counter counter pass counter 1 us counter time... counter... (64/32 counters) Twin counters are used, to read and display the results without losing time information. The entry of a counter level is sampled by an extra 'pass' counter (only SA120). The measurement is made in intervals, after each interval the results in the display windows are refreshed. The default interval is 1 s. All results can be displayed for the complete measurement, or for the last interval (dynamic display). As the time clock stops when the program stops, it is also possible to measure only one short run of the target program, maybe one pass of the main loop. ICE Performance Analyzer User s Guide 2

3 The address ranges can be defined either by entering the function names or address ranges in a definition window, or by an automatic programming system, which can be based on the symbol tables of the program or in a fixed address raster (screening). The address range of this functions can be limited by PERF.Address. If the number of symbols exceeds the number of counters (64 on SA120/HA120, 32 on ECC8), the analyzer will go into a scanning mode. There are two different scanning modes: address scanning and performance scanning. The modes are distinguished by the selection of the PERF.Sort command. If the sorting is OFF, the address scanning is activated, this allows scrolling through the entire symbol list. The analyzer programs only a part of the symbols and proceeds to the next symbols when required. If Ratio sort is selected, the performance scanning will be active. In this mode the analyzer programs the upper half of its counter array to a part of the list, makes a measurement, sorts the results by 'ratio' and continues with the next symbols. As a result the analyzer filters the most time consuming functions in the lower half of the counters (the first 16 or 32). The trigger system and spot system are turned off, when the performance analyzer is active. The breakpoints are reserved for the performance analyzer during the measurement. Commands The following commands define the operation mode of the performance analyzer. PERF.state PERF.Mode PERF.AnyAccess PERF.PreFetch PERF.Entry PERF.Init PERF.Address PERF.Gate PERF.Sort PERF.RESet Display the control window Selects the operation mode of the performance analyzer Selects memory access profiling mode instead of performance analyzer mode Make covered ranges smaller, to ignore prefetched cycles Split ranges to measure the average function execution time Clear the time counters of the performance analyzer Limits the address range for automatic programmed modes Define measurement intervals Define display sort order and scanning modes Restore all settings to the default ICE Performance Analyzer User s Guide 3

4 All functions of the performance analyzer can be controlled by the performance analyzer state window: E::PERF Mode commands performance program file OFF List edit browse Program Init LINE RESet Sort Address Function OFF SP:0x0--0xFFFFFFFF Module options Address FuncMod AnyAccess symbol scans done LABEL PreFetch Ratio no scan S10 Entry curr.scan S100 SCAN METHOD S1000 Hardware cov.time LeVel Gate BusSnoop % FLAGs 1.000s PCSnoop For most applications it is sufficient to select one the of predefined modes and display the results by an performance list window. The Function mode will analyze the time spent in different functions. The covered address range can be limited to one module by the PERF.Address command. The PERF.Sort will determine the display of the results. ICE Performance Analyzer User s Guide 4

5 Display Results The results can be displayed in different formats. PERF.List PERF.View PERF.Sort Display the results in a table format Display all the result values of one address range Define display sort order E::PERF.List symbolname ratio (other) % func % func % func % func % func % func % func % func % func % func % func % Manual Address Selection Besides the automatic modes, it is possible to define the covered address ranges manually. The ranges are entered in a text file. The file can consist of function names, module names or regular address ranges. PERF.Program PERF.ReProgram Interactive definition of the monitored address ranges Load the definition of the monitored address ranges from a batch scripts ICE Performance Analyzer User s Guide 5

General Commands Reference Guide P

General Commands Reference Guide P General Commands Reference Guide P TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... General Commands... General Commands Reference Guide P... 1 History... 7 PCI... 8 PCI Legacy

More information

ICE/FIRE Analyzer Programming Dialog

ICE/FIRE Analyzer Programming Dialog ICE/FIRE Analyzer Programming Dialog TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... FIRE In-Circuit Emulator... ICE Analyzer System... FIRE Analyzer Programming... ICE/FIRE Analyzer

More information

ICE Port Analyzer User s Guide

ICE Port Analyzer User s Guide ICE Port Analyzer User s Guide TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... ICE In-Circuit Emulator... ICE Port Analyzer User's Guide... 1 Basic Function... 2 Port Analyzer

More information

RTOS Debugger for RTX-ARM

RTOS Debugger for RTX-ARM RTOS Debugger for RTX-ARM TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... RTOS Debuggers... RTOS Debugger for RTX-ARM... 1 Overview... 2 Brief Overview of Documents for New Users...

More information

Hello and welcome to this Renesas Interactive course that covers the Watchdog timer found on RX MCUs.

Hello and welcome to this Renesas Interactive course that covers the Watchdog timer found on RX MCUs. Hello and welcome to this Renesas Interactive course that covers the Watchdog timer found on RX MCUs. 1 This course covers specific features of the watchdog timer on RX MCUs. If you need basic information

More information

EMUL-PPC-PC. Getting Started Guide. Version 1.0

EMUL-PPC-PC. Getting Started Guide. Version 1.0 EMUL-PPC-PC Getting Started Guide Version 1.0 EMUL PowerPC Getting Started Guide Edition1 ICE Technology. All rights reserved worldwide. Contents Warranty Information European CE Requirements User Responsibility

More information

ARM-ETM Programming Dialog

ARM-ETM Programming Dialog ARM-ETM Programming Dialog TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... ICD In-Circuit Debugger... Processor Architecture Manuals... ARM/CORTEX/XSCALE... ARM-ETM Programming

More information

Configuration of performance counters in RTMT

Configuration of performance counters in RTMT The IM and Presence service directly updates Performance counters (called PerfMon counters). The counters contain simple, useful information, such as the number of subscriptions that are activated and

More information

Chapter 05: Basic Processing Units Control Unit Design. Lesson 15: Microinstructions

Chapter 05: Basic Processing Units Control Unit Design. Lesson 15: Microinstructions Chapter 05: Basic Processing Units Control Unit Design Lesson 15: Microinstructions 1 Objective Understand that an instruction implement by sequences of control signals generated by microinstructions in

More information

TRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1

TRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1 ICD Introduction TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Getting Started... ICD In-Circuit Debugger Getting Started... ICD Introduction... 1 Introduction... 2 What is an In-Circuit

More information

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization 8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The

More information

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation _ Technical Notes V9.12.225 Renesas 78K/78K0R/RL78 Family In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document

More information

Overview of Microcontroller and Embedded Systems

Overview of Microcontroller and Embedded Systems UNIT-III Overview of Microcontroller and Embedded Systems Embedded Hardware and Various Building Blocks: The basic hardware components of an embedded system shown in a block diagram in below figure. These

More information

Hardware Emulation and Virtual Machines

Hardware Emulation and Virtual Machines Hardware Emulation and Virtual Machines Overview Review of How Programs Run: Registers Execution Cycle Processor Emulation Types: Pure Translation Static Recompilation Dynamic Recompilation Direct Bytecode

More information

_ V Renesas R8C In-Circuit Emulation. Contents. Technical Notes

_ V Renesas R8C In-Circuit Emulation. Contents. Technical Notes _ V9.12. 225 Technical Notes Renesas R8C In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge

More information

Application Note for the SNOOPer Trace

Application Note for the SNOOPer Trace Application Note for the SNOOPer Trace TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... Trace Analysis... Trace Application Notes... Application Note for the SNOOPer Trace... 1

More information

STD-HLS33-V6.3E. Hi-speed Link System. Center IC MKY33. User s Manual

STD-HLS33-V6.3E. Hi-speed Link System. Center IC MKY33. User s Manual STD-HLS33-V6.3E Hi-speed Link System Center IC MKY33 User s Manual Note 1. The information in this document is subject to change without prior notice. Before using this product, please confirm that this

More information

Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer. User s Guide

Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer. User s Guide Agilent E2929A/B Opt. 200 PCI-X Performance Optimizer User s Guide S1 Important Notice All information in this document is valid for both Agilent E2929A and Agilent E2929B testcards. Copyright 2001 Agilent

More information

Summer 2003 Lecture 21 07/15/03

Summer 2003 Lecture 21 07/15/03 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU

More information

Hello and welcome to this Renesas Interactive module that covers the Independent watchdog timer found on RX MCUs.

Hello and welcome to this Renesas Interactive module that covers the Independent watchdog timer found on RX MCUs. Hello and welcome to this Renesas Interactive module that covers the Independent watchdog timer found on RX MCUs. 1 This course covers specific features of the independent watchdog timer on RX MCUs. If

More information

This chapter introduces how to use the emulator of TOPICE quickly.

This chapter introduces how to use the emulator of TOPICE quickly. Quick Starting Summarization This chapter introduces how to use the emulator of TOPICE quickly. Compiling Source and Debugging Creating a New Project Select main menu Project, then choose the submenu New

More information

NEW CEIBO DEBUGGER. Menus and Commands

NEW CEIBO DEBUGGER. Menus and Commands NEW CEIBO DEBUGGER Menus and Commands Ceibo Debugger Menus and Commands D.1. Introduction CEIBO DEBUGGER is the latest software available from Ceibo and can be used with most of Ceibo emulators. You will

More information

Emulating an asynchronous serial interface (ASC0) via software routines

Emulating an asynchronous serial interface (ASC0) via software routines Microcontrollers ApNote AP165001 or æ additional file AP165001.EXE available Emulating an asynchronous serial interface (ASC0) via software routines Abstract: The solution presented in this paper and in

More information

Stimuli Generator User s Guide

Stimuli Generator User s Guide Stimuli Generator User s Guide TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... Stimuli Generator... Stimuli Generator User's Guide... 1 Stimuli-Generator... 2 Basics 2 Digital

More information

Nikhil Gupta. FPGA Challenge Takneek 2012

Nikhil Gupta. FPGA Challenge Takneek 2012 Nikhil Gupta FPGA Challenge Takneek 2012 RECAP FPGA Field Programmable Gate Array Matrix of logic gates Can be configured in any way by the user Codes for FPGA are executed in parallel Configured using

More information

1. state the priority of interrupts of Draw and explain MSW format of List salient features of

1. state the priority of interrupts of Draw and explain MSW format of List salient features of Q.1) 1. state the priority of interrupts of 80286. Ans- 1. Instruction exceptions 2. Single step 3. NMI 4. Processor extension segment overrun 5. INTR 6. INT 2. Draw and explain MSW format of 80286. Ans-

More information

Compile your code using ncvhdl. This is the way to compile comp_const.vhd:! "#$ %" #&'

Compile your code using ncvhdl. This is the way to compile comp_const.vhd:! #$ % #&' Tools: This short document describes the most basic knowledge needed to perform verification using Specman and NCSim. If you encounter any errors, problems or feel something is missing, don't hesitate

More information

Bull. Performance Tools Guide and Reference AIX ORDER REFERENCE 86 A2 27EG 01

Bull. Performance Tools Guide and Reference AIX ORDER REFERENCE 86 A2 27EG 01 Bull Performance Tools Guide and Reference AIX ORDER REFERENCE 86 A2 27EG 01 Bull Performance Tools Guide and Reference AIX Software May 2003 BULL CEDOC 357 AVENUE PATTON B.P.20845 49008 ANGERS CEDEX

More information

SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013)

SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ECE EC6504 MICROPROCESSOR AND MICROCONTROLLER (REGULATION 2013) UNIT I THE 8086 MICROPROCESSOR PART A (2 MARKS) 1. What are the functional

More information

PART B UNIT II PART A

PART B UNIT II PART A SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator

More information

Profiling Applications and Creating Accelerators

Profiling Applications and Creating Accelerators Introduction Program hot-spots that are compute-intensive may be good candidates for hardware acceleration, especially when it is possible to stream data between hardware and the CPU and memory and overlap

More information

Chapter 02: Computer Organization Functional units and components in a computer organization Part 3 Bus Structures

Chapter 02: Computer Organization Functional units and components in a computer organization Part 3 Bus Structures Chapter 02: Computer Organization Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand the functions

More information

C86 80C88 DS-186

C86 80C88 DS-186 MCS-86 8086 8088 80C86 80C88 Ceibo In-Circuit Emulator Supporting MCS-86: DS-186 http://ceibo.com/eng/products/ds186.shtml www.ceibo.com Chapter 1 Introduction Manual Organization 8086 Family Architecture

More information

RTOS Debugger for CMX

RTOS Debugger for CMX RTOS Debugger for CMX TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... RTOS Debuggers... RTOS Debugger for CMX... 1 Overview... 2 Brief Overview of Documents for New Users... 3

More information

Changing the Embedded World TM. Module 3: Getting Started Debugging

Changing the Embedded World TM. Module 3: Getting Started Debugging Changing the Embedded World TM Module 3: Getting Started Debugging Module Objectives: Section 1: Introduce Debugging Techniques Section 2: PSoC In-Circuit Emulator (ICE) Section 3: Hands on Debugging a

More information

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.

CPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number

More information

Three criteria in Choosing a Microcontroller

Three criteria in Choosing a Microcontroller The 8051 Microcontroller architecture Contents: Introduction Block Diagram and Pin Description of the 8051 Registers Some Simple Instructions Structure of Assembly language and Running an 8051 program

More information

The first area is the Scheduler Commands Toolbar. This toolbar looks very similar to the Editor Commands Toolbar.

The first area is the Scheduler Commands Toolbar. This toolbar looks very similar to the Editor Commands Toolbar. Create Schedules The Create Schedules section of the program is where the pages that are created in Create Pages are scheduled. There are four different areas. Once a schedule is created, it can be run

More information

Development Tools. 8-Bit Development Tools. Development Tools. AVR Development Tools

Development Tools. 8-Bit Development Tools. Development Tools. AVR Development Tools Development Tools AVR Development Tools This section describes some of the development tools that are available for the 8-bit AVR family. Atmel AVR Assembler Atmel AVR Simulator IAR ANSI C-Compiler, Assembler,

More information

CROSSWARE 7 V8051NT Virtual Workshop for Windows. q Significantly reduces software development timescales

CROSSWARE 7 V8051NT Virtual Workshop for Windows. q Significantly reduces software development timescales CROSSWARE 7 V8051NT HIGHLIGHTS q Significantly reduces software development timescales q Enables debug and verification without hardware q Allows programmers to simulate complete target system 8051 Virtual

More information

Enterprise Architect. User Guide Series. Testing. Author: Sparx Systems. Date: 10/05/2018. Version: 1.0 CREATED WITH

Enterprise Architect. User Guide Series. Testing. Author: Sparx Systems. Date: 10/05/2018. Version: 1.0 CREATED WITH Enterprise Architect User Guide Series Testing Author: Sparx Systems Date: 10/05/2018 Version: 1.0 CREATED WITH Table of Contents Testing 3 Test Management 4 Create Test Records 6 Working On Test Records

More information

Cache Optimization. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Cache Optimization. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University Cache Optimization Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Cache Misses On cache hit CPU proceeds normally On cache miss Stall the CPU pipeline

More information

_ V Intel 8085 Family In-Circuit Emulation. Contents. Technical Notes

_ V Intel 8085 Family In-Circuit Emulation. Contents. Technical Notes _ V9.12. 225 Technical Notes Intel 8085 Family In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge

More information

Managing Content with AutoCAD DesignCenter

Managing Content with AutoCAD DesignCenter Managing Content with AutoCAD DesignCenter In This Chapter 14 This chapter introduces AutoCAD DesignCenter. You can now locate and organize drawing data and insert blocks, layers, external references,

More information

Kulite DAQ. Data Acquisition Software User s Manual. Version 3.2.0

Kulite DAQ. Data Acquisition Software User s Manual. Version 3.2.0 Kulite DAQ Data Acquisition Software User s Manual Version 3.2.0 Table of Contents Kulite DAQ Overview... 3 Main Window... 4 1. Menu bar... 4 2. Interface selection... 5 3. Found devices... 5 4. Sorting...

More information

Application Note. Title: Incorporating HMT050CC-C as a Digital Scale Display by: A.S. Date:

Application Note. Title: Incorporating HMT050CC-C as a Digital Scale Display by: A.S. Date: Title: Incorporating HMT050CC-C as a Digital Scale Display by: A.S. Date: 2014-08-04 1. Background This document shall describe how a user can create the Graphical User Interface of a high-end digital

More information

XiNES Design Document. XiNES is a Nintendo Entertainment System simulator coded in pure VHDL

XiNES Design Document. XiNES is a Nintendo Entertainment System simulator coded in pure VHDL XiNES Design Document William Blinn (wb169@columbia.edu) David Coulthart (davec@columbia.edu) Jay Fernandez (jjf112@columbia.ed) Neel Goyal (neel@columbia.edu) Jeffrey Lin (jlin@columbia.edu) XiNES is

More information

Chapter 1: Basics of Microprocessor [08 M]

Chapter 1: Basics of Microprocessor [08 M] Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)

More information

INTEL Architectures GOPALAKRISHNAN IYER FALL 2009 ELEC : Computer Architecture and Design

INTEL Architectures GOPALAKRISHNAN IYER FALL 2009 ELEC : Computer Architecture and Design INTEL Architectures GOPALAKRISHNAN IYER FALL 2009 GBI0001@AUBURN.EDU ELEC 6200-001: Computer Architecture and Design Silicon Technology Moore s law Moore's Law describes a long-term trend in the history

More information

I/O Devices & Debugging. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

I/O Devices & Debugging. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University I/O Devices & Debugging Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu I/O Devices Jasmine Block Diagram ICE3028: Embedded Systems Design (Spring

More information

LOG Storm Studio. User's Guide. Revision Jan Byte Paradigm

LOG Storm Studio. User's Guide. Revision Jan Byte Paradigm 1/24 Table of Contents 1Introduction... 4 2Starting up a... 4 2.1What do you need to get started?...4 2.2Connecting and configuring your LOG Storm device...4 3Using LOG Storm for the first time...6 3.1LOG

More information

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc. Hitex Emulator Target Interface Product Manual Manual Date HITEX Emulator Target Interface Nov 2002 Contents 3 Contents Freescale Semiconductor, Inc. Hitex Target Interface...........................5

More information

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder

Chapter 6 (Lect 3) Counters Continued. Unused States Ring counter. Implementing with Registers Implementing with Counter and Decoder Chapter 6 (Lect 3) Counters Continued Unused States Ring counter Implementing with Registers Implementing with Counter and Decoder Sequential Logic and Unused States Not all states need to be used Can

More information

Interrupts Peter Rounce - room 6.18

Interrupts Peter Rounce - room 6.18 Interrupts Peter Rounce - room 6.18 P.Rounce@cs.ucl.ac.uk 20/11/2006 1001 Interrupts 1 INTERRUPTS An interrupt is a signal to the CPU from hardware external to the CPU that indicates than some event has

More information

EPROM/FLASH Simulator

EPROM/FLASH Simulator EPROM/FLASH Simulator TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... EPROM/FLASH Simulator... 1 Introduction... 4 Basics 4 Warning 4 Configuration... 5 ICD Configuration for ROM

More information

TRACE32 Debugger Getting Started... ICD Tutorial About the Tutorial... 2

TRACE32 Debugger Getting Started... ICD Tutorial About the Tutorial... 2 ICD Tutorial TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Debugger Getting Started... ICD Tutorial... 1 About the Tutorial... 2 Working with the Debugger... 3 Set up the Program Environment

More information

Introduction to CPU Design

Introduction to CPU Design ١ Introduction to CPU Design Computer Organization & Assembly Language Programming Dr Adnan Gutub aagutub at uqu.edu.sa [Adapted from slides of Dr. Kip Irvine: Assembly Language for Intel-Based Computers]

More information

EC6504 MICROPROCESSOR AND MICROCONTROLLER

EC6504 MICROPROCESSOR AND MICROCONTROLLER UNIT I THE 8086 MICROPROCESSOR 1. What do you mean by Addressing modes? (May/June 2014) The different ways that a microprocessor can access data are referred to as addressing modes. 2. What is meant by

More information

Emulating an asynchronous serial interface (USART) via software routines

Emulating an asynchronous serial interface (USART) via software routines Microcontrollers ApNote AP083101 or æ additional file AP083101.EXE available Emulating an asynchronous serial interface (USART) via software routines Abstract: The solution presented in this paper and

More information

Development and research of different architectures of I 2 C bus controller. E. Vasiliev, MIET

Development and research of different architectures of I 2 C bus controller. E. Vasiliev, MIET Development and research of different architectures of I 2 C bus controller E. Vasiliev, MIET I2C and its alternatives I²C (Inter-Integrated Circuit) is a multi-master serial computer bus invented by Philips

More information

Repetition and Loop Statements Chapter 5

Repetition and Loop Statements Chapter 5 Repetition and Loop Statements Chapter 5 1 Chapter Objectives To understand why repetition is an important control structure in programming To learn about loop control variables and the three steps needed

More information

FPQ6 - MPC8313E implementation

FPQ6 - MPC8313E implementation Formation MPC8313E implementation: This course covers PowerQUICC II Pro MPC8313 - Processeurs PowerPC: NXP Power CPUs FPQ6 - MPC8313E implementation This course covers PowerQUICC II Pro MPC8313 Objectives

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

EVERSUITE HIGH VOLUME SCANNING - EVER ME EVERSUITE HIGH VOLUME SCANNING USER GUIDE. Date 30/08/2010. Date 30/08/2010. Version

EVERSUITE HIGH VOLUME SCANNING - EVER ME EVERSUITE HIGH VOLUME SCANNING USER GUIDE. Date 30/08/2010. Date 30/08/2010. Version EVERSUITE HIGH VOLUME SCANNING - EVER ME EVERSUITE HIGH VOLUME SCANNING USER GUIDE Document Title Author ES-HVS - User Guide EVER ME Date 30/08/2010 Validated by EVER ME Date 30/08/2010 Version 9.0.18.1

More information

Firebird performance counters in details

Firebird performance counters in details Firebird performance counters in details Dmitry Yemanov mailto:dimitr@firebirdsql.org Firebird Project http://www.firebirdsql.org/ Thank you FIREBIRD INTERNATIONAL CONFERENCE '2014 2 Analysing bottlenecks

More information

The Embedded computing platform. Four-cycle handshake. Bus protocol. Typical bus signals. Four-cycle example. CPU bus.

The Embedded computing platform. Four-cycle handshake. Bus protocol. Typical bus signals. Four-cycle example. CPU bus. The Embedded computing platform CPU bus. Memory. I/O devices. CPU bus Connects CPU to: memory; devices. Protocol controls communication between entities. Bus protocol Determines who gets to use the bus

More information

COSC 243. Input / Output. Lecture 13 Input/Output. COSC 243 (Computer Architecture)

COSC 243. Input / Output. Lecture 13 Input/Output. COSC 243 (Computer Architecture) COSC 243 Input / Output 1 Introduction This Lecture Source: Chapter 7 (10 th edition) Next Lecture (until end of semester) Zhiyi Huang on Operating Systems 2 Memory RAM Random Access Memory Read / write

More information

Past: Making physical memory pretty

Past: Making physical memory pretty Past: Making physical memory pretty Physical memory: no protection limited size almost forces contiguous allocation sharing visible to program easy to share data gcc gcc emacs Virtual memory each program

More information

Overview... 1 Accessing the Clean-Up System... 1 Understanding the Layout of the Login Attempts Tab... 2

Overview... 1 Accessing the Clean-Up System... 1 Understanding the Layout of the Login Attempts Tab... 2 Clean-Up System Overview... 1 Accessing the Clean-Up System... 1 Understanding the Layout of the Login Attempts Tab... 2 Loading Files into the Login Attempts Tab... 3 Cleaning Login Attempts Files...

More information

FR Family MB Emulator System Getting Started Guide

FR Family MB Emulator System Getting Started Guide FR Family MB2198-01 Emulator System Getting Started Guide Doc. No. 002-05222 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 http://www.cypress.com Copyrights Copyrights Cypress

More information

OS Awareness Manual Sciopta

OS Awareness Manual Sciopta OS Awareness Manual Sciopta TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... OS Awareness Manuals... OS Awareness Manual Sciopta... 1 History... 2 Overview... 2 Brief Overview of

More information

3 TUTORIAL. In This Chapter. Figure 1-0. Table 1-0. Listing 1-0.

3 TUTORIAL. In This Chapter. Figure 1-0. Table 1-0. Listing 1-0. 3 TUTORIAL Figure 1-0. Table 1-0. Listing 1-0. In This Chapter This chapter contains the following topics: Overview on page 3-2 Exercise One: Building and Running a C Program on page 3-4 Exercise Two:

More information

Growing Together Globally Serial Communication Design In Embedded System

Growing Together Globally Serial Communication Design In Embedded System Growing Together Globally Serial Communication Design In Embedded System Contents Serial communication introduction......... 01 The advantages of serial design......... 02 RS232 interface......... 04 RS422

More information

The Central Processing Unit

The Central Processing Unit The Central Processing Unit All computers derive from the same basic design, usually referred to as the von Neumann architecture. This concept involves solving a problem by defining a sequence of commands

More information

UNIT II SYSTEM BUS STRUCTURE 1. Differentiate between minimum and maximum mode 2. Give any four pin definitions for the minimum mode. 3. What are the pins that are used to indicate the type of transfer

More information

CISC Processor Design

CISC Processor Design CISC Processor Design Virendra Singh Indian Institute of Science Bangalore virendra@computer.org Lecture 3 SE-273: Processor Design Processor Architecture Processor Architecture CISC RISC Jan 21, 2008

More information

April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor

April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor 1 This presentation was part of TI s Monthly TMS320 DSP Technology Webcast Series April 4, 2001: Debugging Your C24x DSP Design Using Code Composer Studio Real-Time Monitor To view this 1-hour 1 webcast

More information

ECE 485/585 Midterm Exam

ECE 485/585 Midterm Exam ECE 485/585 Midterm Exam Time allowed: 100 minutes Total Points: 65 Points Scored: Name: Problem No. 1 (12 points) For each of the following statements, indicate whether the statement is TRUE or FALSE:

More information

file://c:\documents and Settings\degrysep\Local Settings\Temp\~hh607E.htm

file://c:\documents and Settings\degrysep\Local Settings\Temp\~hh607E.htm Page 1 of 18 Trace Tutorial Overview The objective of this tutorial is to acquaint you with the basic use of the Trace System software. The Trace System software includes the following: The Trace Control

More information

Memory Hierarchy. Slides contents from:

Memory Hierarchy. Slides contents from: Memory Hierarchy Slides contents from: Hennessy & Patterson, 5ed Appendix B and Chapter 2 David Wentzlaff, ELE 475 Computer Architecture MJT, High Performance Computing, NPTEL Memory Performance Gap Memory

More information

OS Awareness Manual OSE Epsilon

OS Awareness Manual OSE Epsilon OS Awareness Manual OSE Epsilon TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... OS Awareness Manuals... OS Awareness Manual OSE Epsilon... 1 History... 2 Overview... 2 Brief Overview

More information

CZ80CPU 8-Bit Microprocessor Megafunction

CZ80CPU 8-Bit Microprocessor Megafunction CZ0CPU -Bit Microprocessor Megafunction General Description Implements a fast, fully-functional, single-chip, - bit microprocessor with the same instruction set as the Z0. The core has a 16-bit address

More information

Security Admin Version Alpha 8 Graphical User Interface Documentation

Security Admin Version Alpha 8 Graphical User Interface Documentation Security Admin Version Alpha 8 Graphical User Interface Documentation Introduction : When a hacker compromises network security, 80% of the time, that hacker is a company employee. Because of the devastating

More information

In 8086 Carry flag, Parity flag, Auxiliary carry flag, Zero flag, Overflow flag, Trace flag, Interrupt flag, Direction flag, and Sign flag.

In 8086 Carry flag, Parity flag, Auxiliary carry flag, Zero flag, Overflow flag, Trace flag, Interrupt flag, Direction flag, and Sign flag. What is a Microprocessor? Microprocessor is a program-controlled device, which fetches the instructions from memory, decodes and executes the instructions. Most Micro Processor are single- chip devices.

More information

Levels in Processor Design

Levels in Processor Design Levels in Processor Design Circuit design Keywords: transistors, wires etc.results in gates, flip-flops etc. Logical design Putting gates (AND, NAND, ) and flip-flops together to build basic blocks such

More information

Section 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8

Section 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8 Section 6 Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8 Types of memory Two major types of memory Volatile When power to the device is removed

More information

II. Principles of Computer Communications Network and Transport Layer

II. Principles of Computer Communications Network and Transport Layer II. Principles of Computer Communications Network and Transport Layer A. Internet Protocol (IP) IPv4 Header An IP datagram consists of a header part and a text part. The header has a 20-byte fixed part

More information

RTOS Debugger for ChibiOS/RT

RTOS Debugger for ChibiOS/RT RTOS Debugger for ChibiOS/RT TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... RTOS Debuggers... RTOS Debugger for ChibiOS/RT... 1 Overview... 3 Brief Overview of Documents for New

More information

Interrupts Peter Rounce

Interrupts Peter Rounce Interrupts Peter Rounce P.Rounce@cs.ucl.ac.uk 22/11/2011 11-GC03 Interrupts 1 INTERRUPTS An interrupt is a signal to the CPU from hardware external to the CPU that indicates than some event has occured,

More information

bdigdb for BDI2000 XScale

bdigdb for BDI2000 XScale Date: May 24, 2002 New configuration parameter (CPUTYPE) added to define the target CPU type (see manual). Support for IOP321 and PXA2xx added. New Telnet command (RDACC / RMACC) to access internal accumulator

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

Viewing and Configuring Performance Counters in RTMT

Viewing and Configuring Performance Counters in RTMT CHAPTER 7 Viewing and Configuring Performance Counters in RTMT May 19, 2009 Cisco Unified Presence directly updates Performance counters (called PerfMon counters). The counters contain simple, useful information,

More information

IN-CIRCUIT DEBUG (ICD) USER GUIDE

IN-CIRCUIT DEBUG (ICD) USER GUIDE April 2003 IN-CIRCUIT DEBUG (ICD) USER GUIDE The Western Design Center, Inc., 2002 WDC TABLE OF CONTENTS 1. Introduction...3 2. Debug Port...4 3. The ICD Registers...4 4. ICDCTRL Register Bit Definitions...5

More information

luxcontrol Product Manual

luxcontrol Product Manual luxcontrol deviceconfigurator Product Manual Table of Contents Table of contents Introduction....................................................................... 3 Setup.............................................................................

More information

4 DEBUGGING. In This Chapter. Figure 2-0. Table 2-0. Listing 2-0.

4 DEBUGGING. In This Chapter. Figure 2-0. Table 2-0. Listing 2-0. 4 DEBUGGING Figure 2-0. Table 2-0. Listing 2-0. In This Chapter This chapter contains the following topics: Debug Sessions on page 4-2 Code Behavior Analysis Tools on page 4-8 DSP Program Execution Operations

More information

MECH 1500 Quiz 4 Review

MECH 1500 Quiz 4 Review Class: Date: MECH 1500 Quiz 4 Review True/False Indicate whether the statement is true or false. 1. For the timer relay contact shown, when the relay coil is energized, there is a time delay before the

More information

Philadelphia University Department of Computer Science. By Dareen Hamoudeh

Philadelphia University Department of Computer Science. By Dareen Hamoudeh Philadelphia University Department of Computer Science By Dareen Hamoudeh 1.REGISTERS WHAT IS REGISTER? register is a quickly accessible location available to a computer's central processing unit (CPU).

More information

DoCD IP Core. DCD on Chip Debug System v. 6.02

DoCD IP Core. DCD on Chip Debug System v. 6.02 2018 DoCD IP Core DCD on Chip Debug System v. 6.02 C O M P A N Y O V E R V I E W Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and

More information

Delta Media Server AMD FirePro and Radeon Pro Display Setup Technical Guide

Delta Media Server AMD FirePro and Radeon Pro Display Setup Technical Guide Delta Media Server AMD FirePro and Radeon Pro Display Setup Technical Guide M048-4 2 : Technical Guide Trademark Information Delta Media Server is a trademark of 7thSense Design Ltd. Brand or product names

More information

CS370 Operating Systems

CS370 Operating Systems CS370 Operating Systems Colorado State University Yashwant K Malaiya Fall 2016 Lecture 2 Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 2 System I/O System I/O (Chap 13) Central

More information