Heterogeneous, Distributed and Scalable Cache-Coherent Interconnect
|
|
- Franklin Simmons
- 6 years ago
- Views:
Transcription
1 Heterogeneous, Distributed and Scalable Cache-Coherent Interconnect Scale system performance faster than Moore s Law will currently allow K. Charles Janac MSoC Conference 2016 Nara, Japan, July 13, 2016 resident and CEO, Arteris Copyright 2016 Arteris
2 Arteris customers and their SoCs Current as of 8 June 2016 Very Large SoC Maker Major Automotive OEM Major Auto & CE SoC Maker NX Major System OEM Toshiba Japan System OEM Automotive SoC Maker Japan Tier 1 SoC Maker Large Drone Maker Major SSD Vendor Major I rovider Defense Contractor Defense Contractor Major SSD Vendor Defense Contractor Silicon Foundry 241 Design Starts 108 SoCs Shipping 500M+ SoCs Units in Systems M M M 48 M 509 M Copyright 2016 Arteris 2
3 Arteris Interconnect I: The easiest and most cost effective way to build differentiated SoCs CU Subsystem A57 A57 A57 A57 A53 A53 A53 A53 Design-Specific Subsystems GU Subsystem 3D Graphics DS Subsystem (A/V) I I I FlexWay Interconnect I Application I Subsystem I I FlexWay Interconnect AES 2D GR. MEG L2 cache L2 cache I I I I I I Etc. Ncore Cache Coherent Interconnect FlexNoC Interconnect InterChip Links TM Memory Scheduler Memory Controller Wide IO HY L DDR DDR3 HY USB 3 USB 2 HY 3.0, 2.0 Subsystem Interconnect CIe HY High Speed Wired eripherals Ethernet HY WiFi GSM LTE LTE Adv. Wireless Subsystem CRI Crypto Firewall (CF+) RSA- SS Cert. Engine HDMI MII Display MU JTAG Memory Subsystem Arteris Interconnect I roducts Security Subsystem I/O eripherals Copyright 2016 Arteris, Strictly Confidential 3
4 Cache Coherency rimer Copyright 2016 Arteris 4
5 Cache coherency concept Coherent Agent Coherent Agent Cache Coherency Cache Memory Resource Source: Wikipedia Copyright 2016 Arteris 5
6 Coherent read example cache hit ❶ Coherent Read Consumer Cache ($) Cache ($) Cache ($) ❸ Data send roducer Coherent Agent Directory Coherent Agent ❷ (s) Coherent Agent roxy Cache ($) Bridge Coherent Memory CCTI Coherent Memory Bridge Subsystem Copyright 2016 Arteris 6
7 Coherent read example cache miss Consumer ❶ Coherent Read Cache ($) Cache ($) Cache ($) Coherent Agent Directory ❹ Data Send ❷ (s) Coherent Agent Coherent Memory CCTI ❸ Memory Read Coherent Agent Coherent Memory roxy Cache ($) Bridge Bridge Subsystem Memory Copyright 2016 Arteris 7
8 Who needs heterogeneous cache coherency? Copyright 2016 Arteris 8
9 How did we get here? Sources: ITRS, Gartner, ARM We can t improve performance and economics by transistor scaling. No more free lunch! Copyright 2016 Arteris 9
10 Cache coherency has been available Copyright 2015 Arteris 10
11 Keep this in mind Software Simplicity rocessors & Accelerators Subsystems SoC Architecture Input/Outputs Interconnects Moore s Law Copyright 2016 Arteris 11
12 Copyright 2016 Arteris 12
13 Copyright 2016 Arteris 13
14 We need parallel computing to squeeze the most out of a process node System Software Hardware HW + SW efficiency Acceleration / CU offload Bandwidth & latency efficiency Simplicity: Single view of memory Reuse existing SW Software yield : Useful work per LOC Optimize for dissimilar HW data sharing Efficiency: Useful work per area (or mah) But we need to address systemic complexity in addition to scale complexity Copyright 2016 Arteris 14
15 Heterogeneous cache coherency enables simpler parallel computing Multiple Coherence Models I from different vendors / teams Logical coherence protocols / models Generic system coherence model using lightweight messaging layer Dissimilar Caching Agents hysical cache organization, transaction table sizes Multiple configurable snoop filters save area I as coherent peers Data sharing between noncoherent agents and coherent agents Data sharing between noncoherent agents Multiple configurable proxy caches minimize communication through DRAM Copyright 2016 Arteris 15
16 Where is heterogeneous cache coherency relevant? Next generation automotive (ADAS) Mobility applications processors Virtual reality IoT Servers and others Arteris Confidential 16
17 Heterogeneous Cache Coherency Implementation Copyright 2016 Arteris 17
18 Ncore Cache Coherent Interconnect I Coherent Agents Agents CU Cluster Cache ($) GU Cache ($) Image rocessing Display rocessing Subsystems eripherals Agents DRAM SRAM Memory Agents Copyright 2016 Arteris 18
19 Ncore interconnect architecture Cache ($) Cache ($) Directory Coherent Agent Coherent Agent roxy Cache ($) Bridge Coherent Memory CCTI Coherent Memory roxy Cache ($) Bridge Subsystem Copyright 2016 Arteris 19
20 True heterogeneous coherency With multiple configurable snoop filters Directory Cache ($) Cache ($) Coherent Agent Coherent Memory Cache coherent agents can have very different behaviors Cache organization Coherent Agent Coherency models Workloads Coherent Memory roxy Cache ($) Bridge(s) Associating caching agents that share CCTI common properties with individual Domain snoop filters can consume less die area than a monolithic snoop filter Copyright 2016 Arteris 20
21 Multiple snoop filters are more area-efficient than one A B Cache ($) Cache ($) C Cache ($) D Cache ($) Traditional Approach Ncore Approach REQ Monolithic (X) A B C D REQ #1 (Y) #2 (Z) A B C D Multiple snoop filters are smaller: area(y+z) < area (X) Copyright 2016 Arteris 21
22 Higher performance with non-coherent I Sharing between non-coherent & coherent agents Using configurable proxy caches Consumer Cache ($) Cache ($) ❷ roducer ❸ ❶ Directory Coherent Agent Coherent Agent ❺ roxy Cache ($) Bridge ❹ Coherent Memory CCTI Coherent Memory roxy Cache ($) Bridge Subsystem Copyright 2016 Arteris 22
23 Sharing between non-coherent agents Using configurable proxy caches ❷ roducer Consumer Cache ($) Cache ($) ❶ ❸ Directory Coherent Agent Coherent Agent roxy Cache ($) Bridge ❹ Coherent Memory CCTI Coherent Memory roxy Cache ($) Bridge Subsystem Copyright 2016 Arteris 23
24 V voltage power A async F firewall G2D VidDec VidEnc HDMI Modem GU DMA DS Q A Q A A A A53/0 A53/1 A72/0 A72/1 MMU BT WiFi Debug USB2 USB3 Audio MCU Crypto CIe SI MMU Vid NCTI MMU MMU MMU ACELite CAIU ACE CAIU ACE CAIU ACE CAIU ACE CAIU A A A A A A A A A A A A A Q interconnect subsystem OBS NCBU +proxy $ Coherent interconnect subsystem CCTI DIRU 0 F CSR DIRU 1 CSI DSI IS CU little dbg CU big dbg SatNav USB3 WiFi NVM BT NFC SATA emmc Flash Sys ctrl Other IO UFS Sensor CMIU OBS ROB F F F F F Sched 0 Sched 1 Mem NCTI Sched 2 Sched 3 SRAM DRAM DRAM DRAM DRAM
25 LL dbg MCU DDR HY 3 Sched 3 LL sat nav DDR HY 1 Sched 2 crypto UFS LL sensor USB 3 USB 2 CIe video decode video encode audio MU Vreg modem CU little CU big other I/O sys ctrl HDMI CSI DSI SI IS DMA Sched 1 GU G2D NVM SRAM proxy $ DIRU 1 Sched 0 ROB DS DIRU 0 SATA Flash emmc NFC LL DDR HY 2 WiFi LL DDR HY 0 BT LL
26 Heterogeneous cache coherency required to maintain system power/performance trends Ncore Cache Coherent Interconnect I is targeted at heterogeneous SoCs. Benefits Scalability Configurability Area efficiency High performance Optimal power consumption Major Technologies Multiple configurable snoop filters Multiple configurable proxy caches Modular distributed architecture RESULT: Custom-configured interconnect I that meets exact system requirements Copyright 2016 Arteris 26
27 What s next? Copyright 2016 Arteris 27
28 Upcoming challenges and trends Management of physical constraints Consolidation/de-consolidation of coherency protocols Hardware layer security Hardware layer resilience Lower power, lower power, lower power High performance Off-chip coherency 2.5/3D Constantly lowering the cost of coherency Copyright 2016 Arteris 28
29 Copyright 2016 Arteris 29
Ncore Cache Coherent Interconnect
Ncore Cache Interconnect Technology Overview, 24 May 2016 Craig Forrest Chief Technology Officer David Kruckemyer Chief Hardware Architect Copyright 2016 Arteris 24 May 2016 Contents About Arteris Caches,
More informationImplementing Flexible Interconnect Topologies for Machine Learning Acceleration
Implementing Flexible Interconnect for Machine Learning Acceleration A R M T E C H S Y M P O S I A O C T 2 0 1 8 WILLIAM TSENG Mem Controller 20 mm Mem Controller Machine Learning / AI SoC New Challenges
More informationBest Practices of SoC Design
Best Practices of SoC Design Electronic Design Process Symposium 2014 Kurt Shuler Vice President Marketing, Arteris kurt.shuler@arteris.com Copyright 2014 Arteris Arteris Snapshot Founded in 2003; headquarters
More informationThe Rubber Jigsaw Puzzle
The Rubber Jigsaw Puzzle Floorplanning for network-on-chip (NoC) Benjamin Hong ( 홍병철 ), Brian Huang ( 黃繼樟 ) presented by Jonah Probell Arteris, Inc. September 18, 2015 SNUG Austin SNUG 2015 1 Thanks to
More informationOptimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs
Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Niu Feng Technical Specialist, ARM Tech Symposia 2016 Agenda Introduction Challenges: Optimizing cache coherent subsystem
More informationYafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces
Yafit Snir Arindam Guha, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and
More informationOn-chip Networks Enable the Dark Silicon Advantage. Drew Wingard CTO & Co-founder Sonics, Inc.
On-chip Networks Enable the Dark Silicon Advantage Drew Wingard CTO & Co-founder Sonics, Inc. Agenda Sonics history and corporate summary Power challenges in advanced SoCs General power management techniques
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More informationSoftware Defined Modem A commercial platform for wireless handsets
Software Defined Modem A commercial platform for wireless handsets Charles F Sturman VP Marketing June 22 nd ~ 24 th Brussels charles.stuman@cognovo.com www.cognovo.com Agenda SDM Separating hardware from
More informationExploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
More informationNext Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface
Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System
More informationIntelligent Interconnect for Autonomous Vehicle SoCs. Sam Wong / Chi Peng, NetSpeed Systems
Intelligent Interconnect for Autonomous Vehicle SoCs Sam Wong / Chi Peng, NetSpeed Systems Challenges Facing Autonomous Vehicles Exploding Performance Requirements Real-Time Processing of Sensors Ultra-High
More informationCortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex- DynamIQ processors Powering applications from mobile to autonomous driving Lionel Belnet Sr. Product Manager Arm Arm Tech Symposia 2017 Agenda Market growth and trends DynamIQ technology
More informationHardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
More informationToward a Memory-centric Architecture
Toward a Memory-centric Architecture Martin Fink EVP & Chief Technology Officer Western Digital Corporation August 8, 2017 1 SAFE HARBOR DISCLAIMERS Forward-Looking Statements This presentation contains
More informationEmbedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
More informationDesigning, developing, debugging ARM Cortex-A and Cortex-M heterogeneous multi-processor systems
Designing, developing, debugging ARM and heterogeneous multi-processor systems Kinjal Dave Senior Product Manager, ARM ARM Tech Symposia India December 7 th 2016 Topics Introduction System design Software
More informationMPSOC Design examples
MPSOC 2007 Eshel Haritan, VP Engineering, Inc. 1 MPSOC Design examples Freescale: ARM1136 + StarCore140e Broadcom: ARM11 + ARM9 + TeakLite + accelerators Qualcomm 4 processors + video, gps, wireless, audio
More informationSoftware Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
More informationCortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving Stefan Rosinger Director, Product Management Arm Arm TechCon 2017 Agenda Market growth and trends DynamIQ
More informationMIPI : Advanced Driver Assistance System
MIPI : Advanced Driver Assistance System application and system development Richard Sproul Charles Qi - Gabriele Zarri (Cadence) esame Conference Sophia Antipolis 05 October 2015 ADAS : some history FORD
More informationNext Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
More informationBenefits of Network on Chip Fabrics
Benefits of Network on Chip Fabrics For Late Stage Design Changes, Adaptive QoS and Floorplan Selection Xavier Van Ruymbeke Senior Application Engineer, Arteris xavier.van-ruymbeke@arteris.com Arteris
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationAdvanced Heterogeneous Solutions for System Integration
Advanced Heterogeneous Solutions for System Integration Kees Joosse Director Sales, Israel TSMC High-Growth Applications Drive Product and Technology Smartphone Cloud Data Center IoT CAGR 12 17 20% 24%
More informationModeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces Li Chen, Staff AE Cadence China Agenda Performance Challenges Current Approaches Traffic Profiles Intro Traffic Profiles Implementation
More informationChapter 0 Introduction
Chapter 0 Introduction Jin-Fu Li Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan Applications of ICs Consumer Electronics Automotive Electronics Green Power
More informationMANAGING MULTI-TIERED NON-VOLATILE MEMORY SYSTEMS FOR COST AND PERFORMANCE 8/9/16
MANAGING MULTI-TIERED NON-VOLATILE MEMORY SYSTEMS FOR COST AND PERFORMANCE 8/9/16 THE DATA CHALLENGE Performance Improvement (RelaLve) 4.4 ZB Total data created, replicated, and consumed in a single year
More informationCombining Arm & RISC-V in Heterogeneous Designs
Combining Arm & RISC-V in Heterogeneous Designs Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Summit 3 5 December 2018 Santa Clara, USA Problem statement Deterministic multi-core
More informationSoC Communication Complexity Problem
When is the use of a Most Effective and Why MPSoC, June 2007 K. Charles Janac, Chairman, President and CEO SoC Communication Complexity Problem Arbitration problem in an SoC with 30 initiators: Hierarchical
More informationPlatforms Design Challenges with many cores
latforms Design hallenges with many cores Raj Yavatkar, Intel Fellow Director, Systems Technology Lab orporate Technology Group 1 Environmental Trends: ell 2 *Other names and brands may be claimed as the
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Copyright 2016 [ARM Inc.] Outline Wearable & IoT Market Opportunity Challenges in Wearables & IoT Market ARM technology tackles
More informationIntel Research mote. Ralph Kling Intel Corporation Research Santa Clara, CA
Intel Research mote Ralph Kling Intel Corporation Research Santa Clara, CA Overview Intel mote project goals Project status and direction Intel mote hardware Intel mote software Summary and outlook Intel
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationAdding C Programmability to Data Path Design
Adding C Programmability to Data Path Design Gert Goossens Sr. Director R&D, Synopsys May 6, 2015 1 Smart Products Drive SoC Developments Feature-Rich Multi-Sensing Multi-Output Wirelessly Connected Always-On
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Daniel Heo ARM Segment Marketing Copyright ARM 2016 Outline Wearable & IoT Market Opportunities Challenges in Wearables & IoT
More informationMobile & IoT Market Trends and Memory Requirements
Mobile & IoT Market Trends and Memory Requirements JEDEC Mobile & IOT Forum Ivan H. P. Lin ARM Segment Marketing Copyright ARM 2016 Outline Wearable & IoT Market Opportunities Challenges in Wearables &
More informationVerification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems
Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven
More informationSD Express Cards with PCIe and NVMeTM Interfaces
SD Express Cards with PCIe and NVMeTM Interfaces White Paper June 2018 Conditions for publication Publisher and Copyright Holder: SD Association 2400 Camino Ramon, Suite 375 San Ramon, CA 94583 USA Telephone:
More informationMulticore and MIPS: Creating the next generation of SoCs. Jim Whittaker EVP MIPS Business Unit
Multicore and MIPS: Creating the next generation of SoCs Jim Whittaker EVP MIPS Business Unit www.imgtec.com Many new opportunities Wearables Home wireless for everything Automation & Robotics ADAS and
More informationNXP-Freescale i.mx6 MicroSoM i2. Dual Core SoM (System-On-Module) Rev 1.3
NXP-Freescale i.mx6 MicroSoM i2 Dual Core SoM (System-On-Module) Rev 1.3 Simple. Robust. Computing Solutions SolidRun Ltd. 3 Dolev st., 3rd floor, P.O. Box 75 Migdal Tefen 2495900, Israel. www.solid-run.com
More informationSOM i1 Single Core SOM (System-On-Module) Rev 1.5
NXP-Freescale i.mx6 SOM i1 Single Core SOM (System-On-Module) Rev 1.5 Simple. Robust. Computing Solutions SolidRun Ltd. 7 Hamada st., Yokne am Illit, 2495900, Israel www.solid-run.com 1 Page Document revision
More informationMaximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
More informationNXP-Freescale i.mx6 MicroSoM i4pro. Quad Core SoM (System-On-Module) Rev 1.3
NXP-Freescale i.mx6 MicroSoM i4pro Quad Core SoM (System-On-Module) Rev 1.3 Simple. Robust. Computing Solutions SolidRun Ltd. 3 Dolev st., 3rd floor, P.O. Box 75 Migdal Tefen 2495900, Israel. www.solid-run.com
More informationHigh Performance Memory in FPGAs
High Performance Memory in FPGAs Industry Trends and Customer Challenges Packet Processing & Transport > 400G OTN Software Defined Networks Video Over IP Network Function Virtualization Wireless LTE Advanced
More informationA Secure and Connected Intelligent Future. Ian Smythe Senior Director Marketing, Client Business Arm Tech Symposia 2017
A Secure and Connected Intelligent Future 1 2017 Arm Copyright Limited Arm 2017 Ian Smythe Senior Director Marketing, Client Business Arm Tech Symposia 2017 Arm: The Industry s Architecture of Choice 50
More informationOCP Engineering Workshop - Telco
OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,
More informationDesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationIt's not about the core, it s about the system
It's not about the core, it s about the system Gajinder Panesar, CTO, UltraSoC gajinder.panesar@ultrasoc.com RISC-V Workshop 18 19 July 2018 Chennai, India Overview Architecture overview Example Scenarios
More information90-nm To 10-nm Physical IP For Wearable Devices & Application Processors Navraj Nandra Synopsys, Inc. All rights reserved. 1
90-nm To 10-nm Physical IP For Wearable Devices & Application Processors Navraj Nandra 2015 Synopsys, Inc. All rights reserved. 1 Process Requirements are Specific to Customer/Market Need Wearable / IoT
More informationFreescale i.mx6 Architecture
Freescale i.mx6 Architecture Course Description Freescale i.mx6 architecture is a 3 days Freescale official course. The course goes into great depth and provides all necessary know-how to develop software
More informationPlace Your Logo Here. K. Charles Janac
Place Your Logo Here K. Charles Janac President and CEO Arteris is the Leading Network on Chip IP Provider Multiple Traffic Classes Low Low cost cost Control Control CPU DSP DMA Multiple Interconnect Types
More informationNXP-Freescale i.mx6. Dual Core SOM (System-On-Module) Rev 1.5
NXP-Freescale i.mx6 SOM i2ex Dual Core SOM (System-On-Module) Rev 1.5 Simple. Robust. Computing Solutions SolidRun Ltd. 7 Hamada st., Yokne am Illit, 2495900, Israel www.solid-run.com 1 Page Document revision
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit 2018 NETRONOME SYSTEMS, INC. 1 @risc_v MASSIVELY PARALLEL
More informationOptimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
More informationTotal IP Solution for Mobile Storage UFS & NAND Controllers
Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet
More informationProcessor Trace in a Holistic World. DAC-2018 San Francisco RISC-V Foundation Booth
Processor Trace in a Holistic World DAC-2018 San Francisco RISC-V Foundation Booth Processor Trace in a Holistic World SoC DAC-2018 San Francisco RISC-V Foundation Booth Processor Debug, Analytics and
More informationNew Interconnnects. Moderator: Andy Rudoff, SNIA NVM Programming Technical Work Group and Persistent Memory SW Architect, Intel
New Interconnnects Moderator: Andy Rudoff, SNIA NVM Programming Technical Work Group and Persistent Memory SW Architect, Intel CCIX: Seamless Data Movement for Accelerated Applications TM Millind Mittal
More informationSecuring IoT devices with STM32 & STSAFE Products family. Fabrice Gendreau Secure MCUs Marketing & Application Managers EMEA Region
Securing IoT devices with STM32 & STSAFE Products family Fabrice Gendreau Secure MCUs Marketing & Application Managers EMEA Region 2 The leading provider of products and solutions for Smart Driving and
More informationBenchmarking Real-World In-Vehicle Applications
Benchmarking Real-World In-Vehicle Applications NVIDIA GTC 2015-03-18 m y c a b l e GmbH Michael Carstens-Behrens Gartenstraße 10 24534 Neumuenster, Germany +49 4321 559 56-55 +49 4321 559 56-10 mcb@mycable.de
More informationCCIX: a new coherent multichip interconnect for accelerated use cases
: a new coherent multichip interconnect for accelerated use cases Akira Shimizu Senior Manager, Operator relations Arm 2017 Arm Limited Arm 2017 Interconnects for different scale SoC interconnect. Connectivity
More informationDongjun Shin Samsung Electronics
2014.10.31. Dongjun Shin Samsung Electronics Contents 2 Background Understanding CPU behavior Experiments Improvement idea Revisiting Linux I/O stack Conclusion Background Definition 3 CPU bound A computer
More informationMobile Middleware Course. Mobile Platforms and Middleware. Sasu Tarkoma
Mobile Middleware Course Mobile Platforms and Middleware Sasu Tarkoma Role of Software and Algorithms Software has an increasingly important role in mobile devices Increase in device capabilities Interaction
More informationDesign Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration. Faraday Technology Corp.
Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration Faraday Technology Corp. Table of Contents 1 2 3 4 Faraday & FA626TE Overview Why We Need an 800MHz ARM v5 Core
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationIntroduction to ASIC Design
Introduction to ASIC Design Victor P. Nelson ELEC 5250/6250 CAD of Digital ICs Design & implementation of ASICs Oops Not these! Application-Specific Integrated Circuit (ASIC) Developed for a specific application
More informationVerification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer
Verification Futures The next three years February 2015 Nick Heaton, Distinguished Engineer Let s rewind to November 2011 2 2014 Cadence Design Systems, Inc. All rights reserved. November 2011 SoC Integration
More informationSilicon Motion s Graphics Display SoCs
WHITE PAPER Silicon Motion s Graphics Display SoCs Enable 4K High Definition and Low Power Power and bandwidth: the twin challenges of implementing a solution for bridging any computer to any high-definition
More informationOberon M2M IoT Platform. JAN 2016
Oberon M2M IoT Platform JAN 2016 www.imgtec.com Contents Iot Segments and Definitions Targeted Use Cases for IoT Oberon targeted use cases IoT Differentiators IoT Power Management IoT Security Integrated
More informationValidation Strategies with pre-silicon platforms
Validation Strategies with pre-silicon platforms Shantanu Ganguly Synopsys Inc April 10 2014 2014 Synopsys. All rights reserved. 1 Agenda Market Trends Emulation HW Considerations Emulation Scenarios Debug
More informationARM and x86 on Qseven & COM Express Mini. Zeljko Loncaric, Marketing Engineer, congatec AG
ARM and x86 on Qseven & COM Express Mini Zeljko Loncaric, Marketing Engineer, congatec AG Content COM Computer-On-Module Concept Qseven Key Points The Right ARM Integration with Freescale i.mx6 Qseven
More informationVersal: AI Engine & Programming Environment
Engineering Director, Xilinx Silicon Architecture Group Versal: Engine & Programming Environment Presented By Ambrose Finnerty Xilinx DSP Technical Marketing Manager October 16, 2018 MEMORY MEMORY MEMORY
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationDesign of Embedded DSP Processors Unit 5: Data access. 9/11/2017 Unit 5 of TSEA H1 1
Design of Embedded DSP Processors Unit 5: Data access 9/11/2017 Unit 5 of TSEA26-2017 H1 1 Data memory in a Processor Store Data FIFO supporting DSP executions Computing buffer Parameter storage Access
More informationN V M e o v e r F a b r i c s -
N V M e o v e r F a b r i c s - H i g h p e r f o r m a n c e S S D s n e t w o r k e d f o r c o m p o s a b l e i n f r a s t r u c t u r e Rob Davis, VP Storage Technology, Mellanox OCP Evolution Server
More informationHotChips An innovative HD video and digital image processor for low-cost digital entertainment products. Deepu Talla.
HotChips 2007 An innovative HD video and digital image processor for low-cost digital entertainment products Deepu Talla Texas Instruments 1 Salient features of the SoC HD video encode and decode using
More informationThe mobile computing evolution. The Griffin architecture. Memory enhancements. Power management. Thermal management
Next-Generation Mobile Computing: Balancing Performance and Power Efficiency HOT CHIPS 19 Jonathan Owen, AMD Agenda The mobile computing evolution The Griffin architecture Memory enhancements Power management
More informationMemCon 2014 October 15 th, Achieving End- to- E nd QoS Poonacha K ongetir a
MemCon 2014 October 15 th, 2014 Achieving End- to- E nd QoS Poonacha K ongetir a (poonacha@netspeedsystems.com) Problem Statement NetSpeed Platform Overview AGE NDA QoS Primer Achieving End- to- end QoS
More informationProduct Series SoC Solutions Product Series 2016
Product Series Why SPI? or We will discuss why Serial Flash chips are used in many products. What are the advantages and some of the disadvantages. We will explore how SoC Solutions SPI and QSPI IP Cores
More informationRazorMotion - The next level of development and evaluation is here. Highly automated driving platform for development and evaluation
RazorMotion - The next level of development and evaluation is here Highly automated driving platform for development and evaluation RazorMotion Highly automated driving platform for development and evaluation
More informationSPEAr: an HW/SW reconfigurable multi processor architecture
Welcome to the «SPEAr Age» Structured Processor Enhanced Architecture SPEAr: an HW/SW reconfigurable multi processor architecture COMPUTER PERIPHERAL GROUP Outline Economics of Moore s law and market view
More informationFreescale QorIQ Program Overview
August, 2009 Freescale QorIQ Program Overview Multicore processing view Jeffrey Ho Technical Marketing service names are the property of their respective owners. Freescale Semiconductor, Inc. 2009. We
More informationAgilent N2533A RMP 4.0 Remote Management Processor Data Sheet
Agilent N2533A RMP 4.0 Remote Management Processor Data Sheet Description The Agilent RMP 4.0 is a highly integrated Remote Management Processor. Its small package and flexible hardware design is suitable
More informationAdvantages of MIPI Interfaces in IoT Applications
Advantages of MIPI Interfaces in IoT Applications IoT DevCon Conference Hezi Saar April 27, 2017 Abstract In addition to sensors, high-resolution cameras are key enablers of IoT devices. The challenge
More informationUFS 3.0 Controller Design Considerations
UFS 3.0 Controller Design Considerations JEDEC Mobile & IOT Forum Copyright 2018 Phison Electronics Corp. Keith Tsai Mobile Storage Evolution emmc Latest widely adopted standard before UFS 2.x Limited
More informationPlatform-based Design
Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation
More informationConfigurable Processors for SOC Design. Contents crafted by Technology Evangelist Steve Leibson Tensilica, Inc.
Configurable s for SOC Design Contents crafted by Technology Evangelist Steve Leibson Tensilica, Inc. Why Listen to This Presentation? Understand how SOC design techniques, now nearly 20 years old, are
More informationWhat s In Your e-wallet? Using ARM IP to Enable Security in Mobile Phones. Richard Phelan Media Processing Division TrustZone Security Technology
What s In Your e-wallet? Using ARM IP to Enable Security in Mobile Phones Richard Phelan Media Processing Division TrustZone Security Technology 1 What s In Your Wallet Today? Some cards A bus ticket A
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationCEVA-X1 Lightweight Multi-Purpose Processor for IoT
CEVA-X1 Lightweight Multi-Purpose Processor for IoT 1 Cellular IoT for The Massive Internet of Things Narrowband LTE Technologies Days Battery Life Years LTE-Advanced LTE Cat-1 Cat-M1 Cat-NB1 >10Mbps Up
More informationHi3520D V300 H.264 CODEC Processor. Brief Data Sheet. Issue 04. Date
H.264 CODEC Processor Brief Data Sheet Issue 04 Date 2016-04-18 . 2015-2016. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means without prior written
More informationSolving the System-Level Design Riddle. October 2014
Solving the System-Level Design Riddle What is the System Design Riddle? With no errors? Then marketing says they need it How do complete my design ontime? Onbudget? Sooner With higher performance n less
More informationPerformance study example ( 5.3) Performance study example
erformance study example ( 5.3) Coherence misses: - True sharing misses - Write to a shared block - ead an invalid block - False sharing misses - ead an unmodified word in an invalidated block CI for commercial
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationLow-Power Processor Solutions for Always-on Devices
Low-Power Processor Solutions for Always-on Devices Pieter van der Wolf MPSoC 2014 July 7 11, 2014 2014 Synopsys, Inc. All rights reserved. 1 Always-on Mobile Devices Mobile devices on the move Mobile
More informationIoT as Enabling Technology for Smart Cities Panel PANEL IEEE RTSI
IoT as Enabling Technology for Smart Cities Panel PANEL SESSION @ IEEE RTSI Torino, September 17, 2015, 8.30-10.00 Giuliana Gangemi, STMicroelectronics, giuliana.gangemi@st.com IoT Ecosystem 2 Sensors
More informationSamsung System LSI Business
Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally
More informationSmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center
SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center Jeff Defilippi Senior Product Manager Arm #Arm Tech Symposia The Cloud to Edge Infrastructure Foundation for a World of 1T Intelligent
More informationNXP-Freescale i.mx6 MicroSoM i2. Dual Core SoM (System-On-Module)
NXPFreescale i.mx6 MicroSoM i2 Dual Core SoM (SystemOnModule) Simple. Robust. Computing Solutions SolidRun Ltd. 3 Dolev st., 3rd floor, P.O. Box 75 Migdal Tefen 2495900, Israel. www.solidrun.com Overview
More information