Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control
|
|
- Elmer Nicholson
- 6 years ago
- Views:
Transcription
1 Architecture and Automated Design Flow for Digital Network on chip for Analog/RF Building Block Control Wolfgang Eberle, PhD IMEC Bioelectronic Systems Bridging software and analog/rf Software defined radio SW controlling analog/rf through digital means One way of doing it Is this straight forward? Keep digital out there, avoid long wires, match, be compatible with our floorplan, don t disturb analog/rf, allow late modifications, no errors, 1
2 Outline Motivation Digital communication network for analog/rf Concept Architecture Design flow Design flow automation Examples Scaldio 1a SDR Scaldio 1b SDR Neural recording & stimulation front end (Preview) Increase in control complexity FM transmitter 1 tuning knob (C9) {WLAN, GSM, UMTS, WiMAX, } SDR transceiver 2
3 Compatibility with analog/rf Analog friendly operation, architecture, layout Compatibility with analog/rf floorplan & design flow State of the art doesn t match SDR needs Origin: Backplane, PCB, and IC level SPI = (3+n) wire P2P and P2MP (common!) I2C = 2 wire NoC as found in SoCs Busses Meshes Source: NXP AN , I2C Manual & DesignCon
4 Avoiding rat s nests in telecom Origin: Telecom network infrastructure Scalable ring based architecture Scalability in topology Ring topology Multi master Scalability in throughput & delay: Serial communication Short and long packets Analog friendly Inactive during sensitive analog operations 3 wire interface across the whole chip Low voltage possible Predictability in area, floorplanning: Node templates Routing channels 4
5 Packet format adapted to operational requirements Single long packet: Fast control loops (within a standard): control all distributed relevant bits at once Multiple short packets: Start up, standard change: setting all parameters may take Scaldio 1a: 40 MHz clock, more time Scaldio 1b: 100 MHz clock Template based implementation VHDL template for master node slave node Modular design: Modrx,modtx: physical Modmac: MAC Modbitdec: logical Modbufstg: phy analog Basis for further automation From specification Towards layout 5
6 Why automation? Fast design cycle: reuse Late design changes (quick iterations) Adding & dropping parameters Change in floorplan (e.g. interference) Avoiding spec2design errors and better testability Spec as input Floorplan as input Synthesized blocks as output Programming: Software controllable parameters as starting point Excel sheet with programming parameters format & properties (grouping, fast/slow, default value) Tool extracts pins, groups, properties 6
7 Analog/RF: floorplan as starting point Analog designer designates target area (setq *noc layout* '( (RXRF ( ) ("RXLNA_Pup" :top "ME7" ) ("RXMIX_Pup" :top "ME7" ) ("RXLNA_HG<0>" :left "ME5" ) ("RXLNA_HG<1>" :left "ME5" ) ("RXLNA_HG<2>" :left "ME5" ) ) )) Tool extracts pins and their coordinates Easy to use interface Embeds entire flow into a single GUI Hides different non classical tools underneath Usable by any designer (system, analog, software, ) 7
8 Example cases: SDR front end Example case: SDR Digital control network for two multi standard SDR transceivers designs 0.13 mm 1.2V CMOS IC direct conv. Rx, Tx, 2 synth. for FDD Standards covered: UMTS, 3GPP LTE, HSDPA, e, a/b/g/j/n, /4, DAB/ DMB/DVB H RF: 100 MHz 6 GHz, BW: 1 40 MHz, Power: mw Scaldio 1b vs 1a: 19% more flexibility [Craninckx, ISSCC 2007] [Ingels, ESSCIRC 2007] 8
9 Overall topology & synthesized node Reduced silicon area Logic synthesis: 0.25 mm 2 vs 9mm 2 overall area Area increase due to logic area: 2.7 % Reduction in routing area compared to P2P: > 95% 9
10 Preview neural stimulation & recording front end Neuro electronics for brain implants 10
11 Architectural refinement reveals parameter control complexity A closer look Wise et al., Proc. IEEE, Jan 2004 Recording Stimulation Challenges Technology change? 0.13 um 0.35 um Expected # programming bits for current feature set Minimum: ~ 170 bit Maximum: ~ 820 bit Similar to SDR front end: calibration needs, AGC, DCO Significant increase in # blocks to control and spatial spread over the layout Consider data read out using same route Approach Reuse same methodology & tool Optimize protocol parameters for the application 11
12 C nclusi n Concept for digital control of analog/rf front ends Novel ring based topology Analog friendly architecture Full path from specification to floorplanning Complete implementation from specification to logic synthesis & layout Full design automation support User guided spec to layout tool automation Compatible with standard tools (Cadence) Example cases Fully (40 MHz, 420 bits) and (100 MHz, 499 bits) in two state of the art multi standard SDR transceiver designs Successful design reuse case, late design change Preview reuse case: neural stimulation & recording front end 12
SoC Communication Complexity Problem
When is the use of a Most Effective and Why MPSoC, June 2007 K. Charles Janac, Chairman, President and CEO SoC Communication Complexity Problem Arbitration problem in an SoC with 30 initiators: Hierarchical
More informationA Software Development and Validation Framework for SDR Platforms
A Software Development and Validation Framework for SDR Platforms Jeroen.Declerck@imec.be Outline IMEC SDR Platform Problem Statement Framework (XMSF) Implementation XMSS server Graphical logger IMEC SDR
More informationTechnical Article MS-2442
Technical Article MS-2442. JESD204B vs. Serial LVDS Interface Considerations for Wideband Data Converter Applications by George Diniz, Product Line Manager, Analog Devices, Inc. Some key end-system applications
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationAn Overview of Standard Cell Based Digital VLSI Design
An Overview of Standard Cell Based Digital VLSI Design With examples taken from the implementation of the 36-core AsAP1 chip and the 1000-core KiloCore chip Zhiyi Yu, Tinoosh Mohsenin, Aaron Stillmaker,
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationVLSI Design Automation
VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,
More informationVLSI Design Automation. Maurizio Palesi
VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 Outline Technology trends VLSI Design flow (an overview) 3 IC Products Processors CPU, DSP, Controllers Memory chips
More informationVLSI Design Automation. Calcolatori Elettronici Ing. Informatica
VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing
More informationUmTRX an open-source, budget-friendly hardware for GSM and more
GSM re-invented GnuRadio Conference Sept 2012 UmTRX an open-source, budget-friendly hardware for GSM and more Presentation plan 1. What is UmTRX? 2. Technical details UmTRX A transceiver for low-cost,
More informationRS485 board datasheet EB062-00
RS485 board datasheet EB062-00 00-1 Contents 1. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix 1 Circuit diagram
More informationThe Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA
The Future of Electrical I/O for Microprocessors Frank O Mahony frank.omahony@intel.com Intel Labs, Hillsboro, OR USA 1 Outline 1TByte/s I/O: motivation and challenges Circuit Directions Channel Directions
More informationGigabit WiFi: Utilising ac on Campus Considerations and Benefits
Gigabit WiFi: Utilising 802.11ac on Campus Considerations and Benefits Paul Lambert Consulting Systems Engineer, UK & Ireland 802.11ac Standard Highlights What s in the 802.11ac Standard Very High Throughput
More informationAn overview of standard cell based digital VLSI design
An overview of standard cell based digital VLSI design Implementation of the first generation AsAP processor Zhiyi Yu and Tinoosh Mohsenin VCL Laboratory UC Davis Outline Overview of standard cellbased
More informationBasics of UART Communication
Basics of UART Communication From: Circuit Basics UART stands for Universal Asynchronous Receiver/Transmitter. It s not a communication protocol like SPI and I2C, but a physical circuit in a microcontroller,
More informationConsiderations for SDR Implementations in Commercial Radio Networks
Considerations for SDR Implementations in Commercial Radio Networks Hans-Otto Scheck Nokia Networks P.O.Box 301 FIN-00045 Nokia Group hans-otto.scheck@nokia.com ETSI Software Defined Radio (SDR) / Cognitive
More informationNaveen Kumar. 1 Wi-Fi Technology
Naveen Kumar 1 Contents 2 Introduction Need of Purpose History How a Wi-Fi Network Works Topologies & Configurations Applications Wi-Fi Security Advantages & Limitations Innovations Introduction 3 Wireless
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More informationA Building Block 3D System with Inductive-Coupling Through Chip Interfaces Hiroki Matsutani Keio University, Japan
A Building Block 3D System with Inductive-Coupling Through Chip Interfaces Hiroki Matsutani Keio University, Japan 1 Outline: 3D Wireless NoC Designs This part also explores 3D NoC architecture with inductive-coupling
More informationTSTE17 System Design CDIO. Other CDIO courses. Course Classification 08/27/ :11. Project course (7 out of 12 ECTS points)
TSTE17 System Design CDIO 1 Course details 3 Project course (7 out of 12 ECTS points) http://www.isy.liu.se/en/edu/kurs/tste17 Kent Palmkvist Div. Computer Technology, Dept of Electrical Engineering (ISY)
More informationWireless (NFC, RFID, Bluetooth LE, ZigBee IP, RF) protocols for the Physical- Data Link layer communication technologies
Wireless (NFC, RFID, Bluetooth LE, ZigBee IP, RF) protocols for the Physical- Data Link layer communication technologies 1 Connected devices communication to the Local Network and Gateway 1 st to i th
More informationXS1 Link Performance and Design Guidelines
XS1 Link Performance and Design Guidelines IN THIS DOCUMENT Inter-Symbol Delay Data Rates Link Resources Booting over XMOS links XS1 System Topologies Layout Guidelines Deployment Scenarios EMI This document
More informationSerial Adapter for I 2 C / APFEL and 8 channel DAC ASIC
Serial Adapter for I 2 C / APFEL and 8 channel DAC ASIC GSI Helmholtzzentrum für Schwerionenforschung GmbH Experiment Electronics Department December 5, 2016 Outline 1 Motivation 2 3 Motivation Currently
More informationAdapter Modules for FlexRIO
Adapter Modules for FlexRIO Ravichandran Raghavan Technical Marketing Engineer National Instruments FlexRIO LabVIEW FPGA-Enabled Instrumentation 2 NI FlexRIO System Architecture PXI/PXIe NI FlexRIO Adapter
More informationSummary of WP5 Integration and Validation Second Year. FP7 ICT Objective 1.1 The Network of the Future
Summary of WP5 Integration and Validation Second Year FP7 ICT Objective 1.1 The Network of the Future 1 Outline WP5 Outlook Testbed 1 Testbed 2 Testbed 3 Road map 2 WP5 Outlook Year 1 Year 2 Year 3 Testbeds
More informationAppNote-US2400-EVB Low Power 2.4GHz Transceiver
US2400-EVB for IEEE 802.15.4 Standard Revision History Hardware Revision Date Description of Changes V01 / V02 Sep. 2011 Initial release V03 Dec 2011 Addition 4.1 Evaluation Board Variants and 5.3 Connector
More informationLow-Power Interconnection Networks
Low-Power Interconnection Networks Li-Shiuan Peh Associate Professor EECS, CSAIL & MTL MIT 1 Moore s Law: Double the number of transistors on chip every 2 years 1970: Clock speed: 108kHz No. transistors:
More informationWireless Networking: An Introduction. Hongwei Zhang
Wireless Networking: An Introduction Hongwei Zhang http://www.cs.wayne.edu/~hzhang Outline Networking as resource allocation A taxonomy of current practice Technical elements Outline Networking as resource
More informationMobile WiMAX in the Evolving Wireless Broadband Landscape
Mobile WiMAX in the Evolving Wireless Broadband Landscape TECHNOLOGY BACKGROUNDER Introduction Even with the surprising variety of wireless broadband technologies available today, Mobile WiMAX (IEEE 802.16e)
More informationPart IV: 3D WiNoC Architectures
Wireless NoC as Interconnection Backbone for Multicore Chips: Promises, Challenges, and Recent Developments Part IV: 3D WiNoC Architectures Hiroki Matsutani Keio University, Japan 1 Outline: 3D WiNoC Architectures
More informationELET114A Bluetooth Module DATASHEET. Website:http://www.elinketone.com / 7
Bluetooth Module DATASHEET Website:http://www.elinketone.com 2013 06 09 1 / 7 A. Overview Bluetooth Module is designed by ShenZhen ElinkEtone Technology Company for intelligent wireless transmission, with
More informationModule Introduction. This training module provides an overview of Freescale s scalable solutions for low data rate 2.4 GHz connectivity.
Module Introduction Purpose This training module provides an overview of Freescale s scalable solutions for low data rate 2.4 GHz connectivity. Objectives Understand Freescale s approach to ZigBee architecture
More informationPicoSDR goes GNU Radio. Tristan Martin Jan 2013
Tristan Martin Jan 2013 Table of content Model Based Design tool for FPGA Development (MBDK) Model Based Design tool for host development (GNU Radio) PicoSDR : High End MIMO RF frontend for GNU Radio Radio420M
More informationPhysical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture
1 Physical Implementation of the DSPI etwork-on-chip in the FAUST Architecture Ivan Miro-Panades 1,2,3, Fabien Clermidy 3, Pascal Vivet 3, Alain Greiner 1 1 The University of Pierre et Marie Curie, Paris,
More informationGeneration of RTL-code and test facilities for on-chip TDM-network
Generation of RTL-code and test facilities for on-chip TDM-network CNoCCing on Heaven's Door? Geir Åge Noven ESTEC Round-Table on SoC September 2009 Background Master thesis conducted by Steffen Forså
More informationWill Silicon Proof Stay the Only Way to Verify Analog Circuits?
Will Silicon Proof Stay the Only Way to Verify Analog Circuits? Pierre Dautriche Jean-Paul Morin Advanced CMOS and analog. Embedded analog Embedded RF 0.5 um 0.18um 65nm 28nm FDSOI 0.25um 0.13um 45nm 1997
More informationRFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015
RFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015 Outline Motivation Current situation Goal RFNoC Basic concepts Architecture overview Summary No Demo! See our booth,
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More informationWireless systems overview
Wireless systems overview Evolution of systems from 1G to 4G 1G, 4G major features Specifications comparison 5G communication systems Summary Wireless Systems 2016 Evolution of cellular networks WiMAX
More informationRTL2GDS Low Power Convergence for Chip-Package-System Designs. Aveek Sarkar VP, Technology Evangelism, ANSYS Inc.
RTL2GDS Low Power Convergence for Chip-Package-System Designs Aveek Sarkar VP, Technology Evangelism, ANSYS Inc. Electronics Design Complexities Antenna Design and Placement Chip Low Power and Thermal
More informationA VARIETY OF ICS ARE POSSIBLE DESIGNING FPGAS & ASICS. APPLICATIONS MAY USE STANDARD ICs or FPGAs/ASICs FAB FOUNDRIES COST BILLIONS
architecture behavior of control is if left_paddle then n_state
More informationTechniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform
Techniques for Optimizing Performance and Energy Consumption: Results of a Case Study on an ARM9 Platform BL Standard IC s, PL Microcontrollers October 2007 Outline LPC3180 Description What makes this
More informationMapping and Physical Planning of Networks-on-Chip Architectures with Quality-of-Service Guarantees
Mapping and Physical Planning of Networks-on-Chip Architectures with Quality-of-Service Guarantees Srinivasan Murali 1, Prof. Luca Benini 2, Prof. Giovanni De Micheli 1 1 Computer Systems Lab, Stanford
More informationSOI REQUIRES BETTER THAN IR-DROP. F. Clément, CTO
SOI REQUIRES BETTER THAN IR-DROP F. Clément, CTO Content IR Drop Vs. System-level Interferences CWS Expertise Accuracy and Performance Silicon Validation Conclusion Copyright CWS 2004-2016 2 Sensitive
More informationProduct Series SoC Solutions Product Series 2016
Product Series Why SPI? or We will discuss why Serial Flash chips are used in many products. What are the advantages and some of the disadvantages. We will explore how SoC Solutions SPI and QSPI IP Cores
More informationSwizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems
1 Swizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems Ronald Dreslinski, Korey Sewell, Thomas Manville, Sudhir Satpathy, Nathaniel Pinckney, Geoff Blake, Michael Cieslak, Reetuparna
More informationCase study of Mixed Signal Design Flow
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 3, Ver. II (May. -Jun. 2016), PP 49-53 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Case study of Mixed Signal Design
More informationIO Aggregation/De-Aggregation in Mobile & Mobile Influenced Systems to Improve Routing Congestion MIPI Alliance, Inc.
Ying Chen Abdullah Raouf IO Aggregation/De-Aggregation in Mobile & Mobile Influenced Systems to Improve Routing Congestion Agenda Mobile & mobile-influenced system evolution Low-speed I/O proliferation
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationNetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013
NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26 th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Growing number of IP cores Average SoCs today have 100+ IPs Mixing and matching
More informationAMchip architecture & design
Sezione di Milano AMchip architecture & design Alberto Stabile - INFN Milano AMchip theoretical principle Associative Memory chip: AMchip Dedicated VLSI device - maximum parallelism Each pattern with private
More informationUsing IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation CDNLive Boston August 2013 Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence
More informationResource Efficiency of Scalable Processor Architectures for SDR-based Applications
Resource Efficiency of Scalable Processor Architectures for SDR-based Applications Thorsten Jungeblut 1, Johannes Ax 2, Gregor Sievers 2, Boris Hübener 2, Mario Porrmann 2, Ulrich Rückert 1 1 Cognitive
More information8188EU1(ETV) Product Specification. WLAN 11b/g/n USB MODULE. Version: 2.2
8188EU1(ETV) Product Specification WLAN 11b/g/n USB MODULE Version: 2.2 Contents 1 General Description... 2 2 The range of applying... 2 3 Features... 2 4 DC Characteristics... 4 5 The main performance
More informationAIM: To create a project for implement a wireless communication protocol on an embedded system- ZigBee.
AIM: To create a project for implement a wireless communication protocol on an embedded system- ZigBee. Introduction ZigBee is one of the Advanced Wireless Technology and CC2430 is the first single-chip
More informationA mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique
A 0.0066mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique Wei Deng, Dongsheng Yang, Tomohiro Ueno, Teerachot Siriburanon,
More informationInternet of Things (IoT): Wide-area IoT protocols*
Internet of Things (IoT): Wide-area IoT protocols* *Long-range IoT radio access technologies (RATs) Tampere University of Technology, Tampere, Finland Vitaly Petrov: vitaly.petrov@tut.fi People-centric
More informationPL1167. Low Power High Performance Single Chip 2.4GHz Transceiver. Product Description: Key Features: Applications: Pin Configuration:
Low Power High Performance Single Chip 2.4GHz Transceiver Product Description: is a piece of true low power high performance single chip 2.4GHz transceiver, which is designed for operation in the world
More informationNetwork on Chip Architecture: An Overview
Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology
More informationAllegro Design Authoring
Create design intent with ease for simple to complex designs Systems companies looking to create new products at the lowest possible cost need a way to author their designs with ease in a shorter, more
More informationDEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP
DEVBOARD3 DATASHEET 10Mbits Ethernet & SD card PIC18F67J60 MICROCHIP Version 1.0 - March 2009 DEVBOARD3 Version 1.0 March 2009 Page 1 of 7 The DEVBOARD3 is a proto-typing board used to quickly and easily
More informationASYNC Rik van de Wiel COO Handshake Solutions
ASYNC 2006 Rik van de Wiel COO Handshake Solutions Outline Introduction to Handshake Solutions Applications Design Tools ARM996HS Academic Program Handshake Solutions Started as research project in Philips
More informationWireless Factory December 15. Michel Windal
Wireless Factory December 15 th Michel Windal michel.windal@stnwireless.com A Complete Wireless Portfolio 3G and TD-SCDMA Cellular System Solutions GSM/GPRS/EDGE Cellular System Solutions Nomadik Application
More informationImplementing Flexible Interconnect Topologies for Machine Learning Acceleration
Implementing Flexible Interconnect for Machine Learning Acceleration A R M T E C H S Y M P O S I A O C T 2 0 1 8 WILLIAM TSENG Mem Controller 20 mm Mem Controller Machine Learning / AI SoC New Challenges
More informationPXI Maestro Software that both accelerates wireless device test speed and reduces ATE system development time Data Sheet
PXI Maestro Software that both accelerates wireless device test speed and reduces ATE system development time Data Sheet The most important thing we build is trust Highlights End-to-end ATE for multi-up
More informationASIP LDPC DESIGN FOR AD AND AC
ASIP LDPC DESIGN FOR 802.11AD AND 802.11AC MENG LI CSI DEPARTMENT 3/NOV/2014 GDR-ISIS @ TELECOM BRETAGNE BREST FRANCE OUTLINES 1. Introduction of IMEC and CSI department 2. ASIP design flow 3. Template
More informationFinal Presentation. Network on Chip (NoC) for Many-Core System on Chip in Space Applications. December 13, 2017
Final Presentation Network on Chip (NoC) for Many-Core System on Chip in Space Applications December 13, 2017 Dr. ir. Gerard Rauwerda Gerard.Rauwerda@recoresystems.com NoC round table Network-on-Chip (NoC)
More informationAMS DESIGN METHODOLOGY
OVER VIEW CADENCE ANALOG/ MIXED-SIGNAL DESIGN METHODOLOGY The Cadence Analog/Mixed-Signal (AMS) Design Methodology employs advanced Cadence Virtuoso custom design technologies and leverages silicon-accurate
More information3D WiNoC Architectures
Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D 3D WiNoC Architectures Hiroki Matsutani Keio University, Japan Sep 18th, 2014 Hiroki Matsutani, "3D WiNoC Architectures",
More informationBT 31 Data Sheet. Amp ed RF Technology Inc.
BT 31 Data Sheet Amp ed RF Technology Inc. Product Specification BT31 Features Bluetooth features FCC&Bluetooth licensed radio Bluetooth v3.0 Class 1 radio Range up to 100m LOS 1.5Mbps data throughput
More informationA Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on
A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on on-chip Donghyun Kim, Kangmin Lee, Se-joong Lee and Hoi-Jun Yoo Semiconductor System Laboratory, Dept. of EECS, Korea Advanced
More informationAT THE END OF THIS SECTION, YOU SHOULD HAVE AN UNDERSTANDING OF THE
Wireless Technology AT THE END OF THIS SECTION, YOU SHOULD HAVE AN UNDERSTANDING OF THE UNDERLYING WIRELESS TECHNOLOGIES. References 2 The physical layer provides mechanical, electrical, l functional,
More informationIMPROVES. Initial Investment is Low Compared to SoC Performance and Cost Benefits
NOC INTERCONNECT IMPROVES SOC ECONO CONOMICS Initial Investment is Low Compared to SoC Performance and Cost Benefits A s systems on chip (SoCs) have interconnect, along with its configuration, verification,
More informationHigh-Tech-Marketing. Selecting an FPGA. By Paul Dillien
High-Tech-Marketing Selecting an FPGA By Paul Dillien The Market In 2011 the total PLD market was $4.97B The FPGA portion was worth $4.1B 2 FPGA Applications The dominant applications have always been
More informationHotChips An innovative HD video and digital image processor for low-cost digital entertainment products. Deepu Talla.
HotChips 2007 An innovative HD video and digital image processor for low-cost digital entertainment products Deepu Talla Texas Instruments 1 Salient features of the SoC HD video encode and decode using
More informationModulation. Propagation. Typical frequency bands
References Wireless Technology 2 AT THE END OF THIS SECTION, YOU SHOULD HAVE AN UNDERSTANDING OF THE UNDERLYING WIRELESS TECHNOLOGIES. The physical layer provides mechanical, electrical, l functional,
More informationOne Box Tester for LTE-Advanced UE Development
Product Introduction One Box Tester for LTE-Advanced UE Development Radio Communication Analyzer MT8821C New Features Version 30.40 released in October 2016 adds the following key items. No limits on DL
More informationBuilding Interfaces with Arria 10 High-Speed Transceivers
Building Interfaces with Arria 10 High-Speed Transceivers Course Description In this course, you will learn how you can build high-speed, gigabit interfaces using the 20- nm embedded transceivers found
More informationMobile Computing theme introduction
Mobile Computing theme introduction Nick Filer (nfiler@cs.man.ac.uk) Dirk Koch (dirk.koch@manchester.ac.uk) 1 Mobile computing Human interaction with battery powered portable devices. Convergence of telephony
More informationLab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation
Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to
More informationASIC, Customer-Owned Tooling, and Processor Design
ASIC, Customer-Owned Tooling, and Processor Design Design Style Myths That Lead EDA Astray Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths COT is a design style that
More informationFreescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their
S08 Highlighted Features Why Do I Need a Slave LIN Interface Controller (SLIC)? Design Challenges Slave synchronization Slave synchronizing to LIN messaging requires a cost versus resource trade-off. Your
More informationSLSM5 SYNTHESIZER INTERFACE DEFINITION PLL IC
SLSM5 SYNTHESIZER INTERFACE DEFINITION GENERAL The SLSM5 synthesizer employs the latest fractional N technology to realize a high performance versatile frequency synthesizer. The SLSM5 architecture makes
More informationA Novel Approach for Network on Chip Emulation
A Novel for Network on Chip Emulation Nicolas Genko, LSI/EPFL Switzerland David Atienza, DACYA/UCM Spain Giovanni De Micheli, LSI/EPFL Switzerland Luca Benini, DEIS/Bologna Italy José Mendias, DACYA/UCM
More informationMonolithic 3D IC Design for Deep Neural Networks
Monolithic 3D IC Design for Deep Neural Networks 1 with Application on Low-power Speech Recognition Kyungwook Chang 1, Deepak Kadetotad 2, Yu (Kevin) Cao 2, Jae-sun Seo 2, and Sung Kyu Lim 1 1 School of
More informationTowards an Open Source IEEE p Stack
Towards an Open Source IEEE 802.11p Stack Bastian Bloessl Computer and Communication Systems Group, University of Innsbruck, Austria February 2014 FOSDEM SDR Dev Room Brussels, Belgium
More informationSoftware Defined Modem A commercial platform for wireless handsets
Software Defined Modem A commercial platform for wireless handsets Charles F Sturman VP Marketing June 22 nd ~ 24 th Brussels charles.stuman@cognovo.com www.cognovo.com Agenda SDM Separating hardware from
More informationWPAN-like Systems. UWB Ultra Wide Band. IrDA Infrared Data Association. Bluetooth. Z-Wave. WPAN Wireless Personal Area Network
WPAN-like Systems WPAN Wireless Personal Area Network PAN: Personal Area Network. Small, within a few meters. WPAN: Wireless PAN. Mostly short-range, low-power, lowrate networks. More or less self-organizing.
More informationTEXAS INSTRUMENTS ANALOG UNIVERSITY PROGRAM DESIGN CONTEST MIXED SIGNAL TEST INTERFACE CHRISTOPHER EDMONDS, DANIEL KEESE, RICHARD PRZYBYLA SCHOOL OF
TEXASINSTRUMENTSANALOGUNIVERSITYPROGRAMDESIGNCONTEST MIXED SIGNALTESTINTERFACE CHRISTOPHEREDMONDS,DANIELKEESE,RICHARDPRZYBYLA SCHOOLOFELECTRICALENGINEERINGANDCOMPUTERSCIENCE OREGONSTATEUNIVERSITY I. PROJECT
More informationBLE MODULE SPECIFICATIONS
WIRELESS-TAG BLE MODULE SPECIFICATIONS nrf51-01/02/dk Bluetooth Low Energy (BLE) module of nrf51-01/02 is the next generation BLE module released by SEMITRION electronics. The modules use nrf51822 from
More informationWireless Infrastructure Solutions to Enhance the Digital Media Experience
WIRELESS INFRASTRUCTURE SOLUTIONS Wireless Infrastructure Solutions to Enhance the Digital Media Experience IDT ADDRESSES NEXT GENERATION WIRELESS BY ACCELERATING THE DATA PATH AND OFFLOADING FUNDAMENTAL
More informationClock Tree Design Considerations
Tree Design Considerations Hardware design in high performance applications such as communications, wireless infrastructure, servers, broadcast video and test and measurement is becoming increasingly complex
More informationDevelopment of Dependable Wireless System and Device
December 6, 2013 JST International Symposium on Dependable VLSI Systems 2013 Development of Dependable Wireless System and Device Research Director: Kazuo Tsubouchi, Tohoku University Members: Akira Matsuzawa,
More informationCarambola2 (-I) Data sheet. Carambola2 is a tiny surface mountable 2.4 GHz Wi-Fi module running OpenWRT linux software
(-I) is a tiny surface mountable 2.4 GHz Wi-Fi module running OpenWRT linux software 8devices is a member of Carambola wireless modules family and is based on Qualcomm/Atheros AR9331 SoC. is a surface
More informationGuide to Wireless Communications, 3 rd Edition. Objectives
Guide to Wireless Communications, 3 rd Edition Chapter 5 Wireless Personal Area Networks Objectives Describe a wireless personal area network (WPAN) List the different WPAN standards and their applications
More informationChapter 2 Designing Crossbar Based Systems
Chapter 2 Designing Crossbar Based Systems Over the last decade, the communication architecture of SoCs has evolved from single shared bus systems to multi-bus systems. Today, state-of-the-art bus based
More informationPIC design across platforms. Ronald Broeke Bright Photonics
PIC design across platforms Ronald Broeke Bright Photonics OUTLINE Introduction PIC applications & designs MPW Materials & platforms Design modules PICs in Phoxtrot Design House for Photonics ICs Custom
More informationDatasheet DFBM-NQ62X-DT0R. A Bluetooth Low Energy System On Chip Module. Proprietary Information and Specifications are Subject to Change
1 Datasheet DFBM-NQ62X-DT0R A Bluetooth Low Energy System On Chip Module. Preliminary Data Sheet Sheet 1 of 18 Aug. 16, 2016 Contents 1. Features... 3 1-1. General... 3 1-2. Bluetooth... 3 2. Model No.
More informationRN-131-PICTAIL & RN-171-PICTAIL Evaluation Boards
RN-131-PICTAIL & RN-171-PICTAIL Evaluation Boards 2012 Roving Networks. All rights reserved. RN-131/171-PICTAIL-UM Version 1.0 9/7/2012 USER MANUAL OVERVIEW The RN-131 and RN-171 WiFly radio modules are
More informationSilicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design
Silicon Virtual Prototyping: The New Cockpit for Nanometer Chip Design Wei-Jin Dai, Dennis Huang, Chin-Chih Chang, Michel Courtoy Cadence Design Systems, Inc. Abstract A design methodology for the implementation
More information