Cyclone V SoC Dev Kit User Guide
|
|
- Lindsey Moody
- 6 years ago
- Views:
Transcription
1 Cyclone V SoC Dev Kit User Guide Rev /06/2013 Mini-USB 2.0 On-Board USB Blaster TM II & USB Interface LED (3:0) DIPSW (3:0) PB (3:0) USB2 OTG UART CAN LTC Power I2C Header Real-Time Clock 1024MB DDR3 + ECC Buttons Switches LED 50M / 100M Fixed OSC 10/100 Ethercat 10/100 Ethercat REFCLK VCXO JTAG Chain 9 Blaster Accelerator Bus 0 x6 x8 x8 I2C 0 0 SDI Video Control Port Character LCD LTC Power Monitor 1024MB DDR3 + ECC 128MB QSPI FLASH SD Card Socket GigE PHY LTC SPI Exp Header ADDR 6 x8 Config XCVR x80 CLKIN x3 CLKOUT x3 XCVR x8 XCVR 128MB NOR FLASH CPLD Port A SDI SMA
2 1.1. Board Setup Board-Specific DIP Switch Settings Figure 1 shows the switches, jumpers, and connectors used in configuring the Cyclone V SoC dev kit over the JTAG chain. JTAG HPS SEL J6 Clock/Security switch SW2 MSEL switch SW3 JTAG Enable SW4 9V Flash J5 Mictor J4 JTAG SEL J8 OSC1 CLK SEL J13 Figure 1 USB Blaster J24 USB Blaster II J37 CLK_SEL 0,1 BOOT_SEL 1,0,2 J26,J27,J28,J29,J30 JTAG MIC SEL J15 The JTAG chain for the Cyclone V SoC dev kit is shown in the figure 2 on the following page. The dev kit can be programmed in the following configurations:
3 1) Source: USB Blaster (J24) Destination: HPS FPGA HSMA MAX II (with option to bypass any item in the chain 2) Source USB Blaster II (J37) Destination: HPS FPGA HSMA MAX II (with option to bypass any item in the chain) 3) Concurrent Configuration 1: a. Source 1: USB Blaster (J24) Destination: FPGA HSMA MAX II (with option to bypass any item in the chain) b. Source 2 Mictor (J4) Destination: HPS 4) Concurrent Configuration 2: a. Source 1: USB Blaster II (J37) Destination: FPGA HSMA MAX II (with option to bypass any item in the chain) b. Source 2 Mictor (J4) Destination: HPS Figure 2
4 If the Cyclone V SoC dev kit is to be programmed under configuration 1 or 2 with all items in the chain then set the switches as shown in Tables 1, 2 and 3. Table 1 SW3 MSEL Strapping Pins Switch Name Description Switch Setting* MSEL0 FPGA Configuration Strapping Pin 0 SW3.1 ON MSEL1 FPGA Configuration Strapping Pin 1 SW3.2 ON MSEL2 FPGA Configuration Strapping Pin 2 SW3.3 OFF MSEL3 FPGA Configuration Strapping Pin 3 SW3.4 ON MSEL4 FPGA Configuration Strapping Pin 4 SW3.5 OFF n/a n/a SW3.6 n/a *ON is the switch in the UP position. OFF is in the DOWN position Table 2 SW4 JTAG Chain Control Switch Name Description Switch Setting** HPS_JTAG_EN HPS JTAG Enable (ON = Bypass) SW4.1 OFF FPGA_JTAG_EN FPGA JTAG Enable (ON = Bypass) SW4.2 OFF HSMA_JTAG_EN HSMC JTAG Enable (ON = Bypass) SW4.3 ON MAX_JTAG_EN MAX CPLD JTAG Enable (ON = Bypass) SW4.4 OFF JTAG_MIC_SEL TRST on JTAG 10 HDR or MICTOR TRST J15 ON JTAG_HPS_SEL HPS in full chain or only connect HPS to Mictor J6 ON JTAG_SEL JTAG 10 HDR or Mictor JTAG source J8 ON **ON is the switch in the UP position. OFF is in the DOWN position Table 3 - Clock and Security Control Switch Name Description Switch Setting*** CLK125A_EN SW2.1 OFF Si570_EN SW2.2 OFF FACTORY_LOAD SW2.3 OFF SECURITY_MODE SW2.4 OFF OSC1_CLK_SEL ON selects the on board 25MHz clock / OFF selects SMA ***ON is the switch in the LEFT position. OFF is in the RIGHT position J13 ON If the Cyclone V SoC dev kit is to be programmed under configuration 3 or 4 then alter the settings in table 1, 2, and 3 in the following manner: A) Remove the shunt on J6. B) Remove the shunt on J15 C) Be sure that SW4.1 for HPS_JTAG_EN is in the ON position.
5 User DIP Switch Settings Table 4 - User DIP Switch Switch Name Description Switch Setting USER_DIPSW_HPS0 HPS User DIP 0 SW1.1 N/A USER_DIPSW_HPS1 HPS User DIP 1 SW1.2 N/A USER_DIPSW_HPS2 HPS User DIP 2 SW1.3 N/A USER_DIPSW_HPS3 HPS User DIP 3 SW1.4 N/A USER_DIPSW_FPGA0 FPGA User DIP 0 SW1.5 N/A USER_DIPSW_FPGA1 FPGA User DIP 1 SW1.6 N/A USER_DIPSW_FPGA2 FPGA User DIP 2 SW1.7 N/A USER_DIPSW_FPGA3 FPGA User DIP 3 SW1.8 N/A Jumper Settings Jumper Name Description Ref Des Setting 9V Test circuit (DO NOT USE or JUMPER) J5 OFF JTAG_HPS_SEL HPS in full chain or only connect HPS to Mictor J6 ON JTAG_SEL JTAG 10 HDR or Mictor JTAG source J8 ON UART NOT A JUMPER Just TX and RX brought to header J9 OFF OSC1_CLK_SEL ON = On-board OSC HPS, OFF = SMA input HPS J13 ON JTAG_MIC_SEL ON = TRST from Blaster, OFF = TRST from MICTOR J15 OFF SPI I2C I2C or SPI bus connection to LTC expansion header J31 OFF
6 Jumper Name Description Ref Des Setting CLKSEL0 J CLKSEL1 J BOOTSEL0 J BOOTSEL1 J BOOTSEL2 J30 1-2
7 Clock Control An application is provided in the installer package under examples\board_test_system called ClockControl.exe that can program the on-board oscillators Si570 (X2), Si571 (X3), and Si5338 (U29). This application requires 12.1.X be installed on the user s PC and set as the current version via environment variable $QUARTUS_ROOTDIR. One way to do this is to launch this version of Quartus II (32bit is more reliable to set this apparently). Make sure the board is plugged in via JTAG and the Max CPLD is programmed with the POF found in the installer examples/max directory (should be preprogrammed) SD Card Programming To program an SD card linux image you can use dd on a linux machine, or on a windows machine, you can use a tool called Win32DiskImager.exe. A copy of this is located in demos/autodemo.zip under the zip s autodemo/tools/imagewriter directory. Most images are 2GB once expanded. Make sure the jumper are set to the defaults to boot the image from this source.
8 USB UART Bridge The Cyclone V SoC Devkit has a USB UART bridge device from Silicon Labs part number CP2104-F03-GM. To use this device you need to install a driver from SI Labs and associate your favorite terminal program s connection to the virtual COM port (on Windows machines). This is often a higher number than those already on your PC (e.g. COM5 or COM6) and can vary by system and sometimes each time you connect. Set the UART for 57600bps 8N1. Drivers can be found at the address below: Max System Controller CPLD The Max CPLD currently supports the ClockControl.exe oscillator control block for Si570 (X2), Si571 (X3), and Si5338 (U29). The Max CPLD also support the Parallel Flash Programmer (PFL) Megafunction for FPGA programming via fast-passive parallel (FPP). For this to work the DIP switch SW3 needs to be set to the defaults shown in this document. You can create a custom flash.pof file for programming into this CFI flash following the PFL documentation on This Max CPLD image PFL implementation supports uncompressed images for CFI flash with an option bits address offset of This Max CPLD will also support a power monitor function in a future release.
9 Below is a summary of the clocks. Note that the rev A and B builds SDI clock is slightly off the typical US frequency of 148.5MHz (board had 148M clock) use the ClockControl GUI to set for proper operation. Measured Clock Signal Location io standard Frequency REFCLK_QL2_P C21 2.5V LVDS REFCLK_QL2_N C20 2.5V LVDS CLK_148_P C61 2.5V LVDS CLK_148_N C64 2.5V LVDS PCIE_REFCLK_QL0_P R255 HCSL PCIE_REFCLK_QL0_N R256 HCSL PCIE_REFCLK_SYN_P R251 HCSL PCIE_REFCLK_SYN_N R252 HCSL CLK_ENET_FPGA_P U22.Y26 2.5V LVDS CLK_ENET_FPGA_N U22.Y27 2.5V LVDS CLK_OSC1 R V LVCMOS CLK_OSC2 U22.F25 3.3V LVCMOS CLK_BOT1 R V TO 1.5V LVCMOS CLK_TOP1 U22.AA26 2.5V LVCMOS CLK_50M_MAX R78 1.8V LVCMOS CLK_50M_FPGA R71 1.8V LVCMOS CLK_100M_MAX R V LVCMOS CLK_100M_FPGA R V LVCMOS CLKIN_100MHZ U V LVCMOS
Arria V SoC Development Board Reference Manual
Arria V SoC Development Arria V SoC Development 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01080-1.3 Feedback Subscribe 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE,
More informationArria V GX Transceiver Starter Kit
Page 1 of 4 Arria V GX Transceiver Starter Kit from Altera Ordering Information Transceiver Starter Kit Contents Starter Board Photo Related Links The Altera Arria V GX Transceiver Starter Kit provides
More informationReference Manual. Mpression Helio Board. Revision /12/ /12/09 Mpression by Macnica Group.
Reference Manual Mpression Helio Board Revision 1.4 2015/12/09 2015/12/09 Mpression by Macnica Group http://www.m-pression.com Mpression Solutions by Macnica Group Disclaimer The information in this document
More informationArria 10 SoC Development Kit User Guide
Arria 10 SoC Development Kit User Guide Subscribe 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Arria 10 SoC Development Kit Overview... 1-1 General Description...1-1 Board Component
More informationReference Manual. Helio. Revision This document describes the hardware features of the Helio board. 2013/06/05
Reference Manual Revision 0.12 2013/06/05 This document describes the hardware features of the board. 2013/06/05 Macnica, Inc. 1-6-3 Shin-Yokohama, Kouhoku-ku, Yokohama, 222-8561 JAPAN http://www.macnica.co.jp
More informationArria V GX Video Development System
Arria V GX Video Development System Like Sign Up to see what your friends like. The Arria V GX FPGA Video Development System is an ideal video processing platform for high-performance, cost-effective video
More informationArria 10 FPGA Development Kit User Guide
Arria 10 FPGA Development Kit User Guide Subscribe UG-20007 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 FPGA Development Kit Contents Arria 10 FPGA Development Kit Overview...
More informationArria 10 SoC Development Kit User Guide
Arria 10 SoC Development Kit User Guide Subscribe UG-20004 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Arria 10 SoC Development Kit Overview... 1-1 General Description...1-1 Board
More informationArria 10 FPGA Development Kit User Guide
Arria 10 FPGA Development Kit User Guide Subscribe UG-01170 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 FPGA Development Kit Contents Overview... 1-1 General Description...1-1
More informationAvnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
More informationCyclone IV GX FPGA Development Board Reference Manual
Cyclone IV GX FPGA Development Board Reference Manual Cyclone IV GX FPGA Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01058-1.0 Subscribe 2010 Altera Corporation.
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationArria V GX FPGA Development Board Reference Manual
Arria V GX FPGA Development Arria V GX FPGA Development 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01067-1.1 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA,
More informationCyclone III 3C120 Development Board Reference Manual
Cyclone III 3C120 Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.4 Document Date: March 2009 Copyright 2009 Altera Corporation. All rights
More informationTerasic THDB-SUM SFP. HSMC Terasic SFP HSMC Board User Manual
Terasic THDB-SUM SFP HSMC Terasic SFP HSMC Board User Manual Document Version 1.00 AUG 12, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT... 2 1.3
More informationSABRE for Automotive Infotainment Quick Start Guide. Smart Application Blueprint for Rapid Engineering Based on the i.mx 6 Series
SABRE for Automotive Infotainment Quick Start Guide Smart Application Blueprint for Rapid Engineering Based on the i.mx 6 Series About SABRE Platform for Automotive Infotainment Based on the the i.mx 6
More informationEasyGX. GX Development Kit Guide. Ver: 1.0. Cytech Technology A Macnica Company
EasyGX GX Development Kit Guide Ver: 1.0 Cytech Technology A Macnica Company www.cytech.com 2013-04-25 Copyrights Copyright 2013 Cytech Technology Ltd. All Rights Reserved 1 Reversion History Updated
More informationArria GX Development Kit Getting Started User Guide
Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All
More informationGet Started SUPPORT WARRANTY. Visit the i.mx community at
SUPPORT Visit the i.mx community at www.imxcommunity.org. WARRANTY Visit www.nxp.com/warranty for complete warranty information. Get Started Download installation software and documentation under Getting
More informationArria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1
Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1 High Speed Design Team, San Diego Thursday, July 23, 2009 1 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions
More informationRunBMC - A Modular BMC Mezzanine Card BUV - Bring Up Vehicle For BMC Mezzanine. Eric Shobe & Jared Mednick Hardware Engineer - Salesforce
RunBMC - A Modular BMC Mezzanine Card BUV - Bring Up Vehicle For BMC Mezzanine Eric Shobe & Jared Mednick Hardware Engineer - Salesforce RunBMC A Modular BMC Mezzanine Eric Shobe & Jared Mednick, HW at
More informationSABRE Board for Smart Devices
Quick Start Guide SABRE Board for Smart Devices Based on the i.mx 6SoloX Applications Processor FREEDOM DEVELOPMENT PLATFORM Quick Start Guide ABOUT THE SABRE BOARD FOR SMART DEVICES BASED ON THE I.MX
More informationTUNA NVM-H2 NVRAM Emulation. Board. User Guide. Version
TUNA NVM-H2 NVRAM Emulation Board User Guide Version 1.0 2014-11-19 Revision History Date Version Revision 11/19/2014 1.0 Initial Release Table of Contents Overview... 4 NVM-H2 Board Feature... 4 Board
More informationAltera SoC Embedded Design Suite User Guide
Altera SoC Embedded Design Suite User Guide Subscribe ug-1137 2014.12.15 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to SoC Embedded Design Suite... 1-1 Overview...
More informationEmbedded System Design
csee 4840 Embedded System Design Lab 1: Using the fpga Stephen A. Edwards Columbia University 2015 This shows how to compile and download an fpga-only project to the SoCKit board. Your assignment is to
More informationUser Manual for HMX1-AS2
User Manual for HMX1-AS2 Disclaimer. The information in this document is provided in connection with Gleichmann Electronics Research (GE Research) products. GE Research makes no representations or warranties
More informationAltera SoC Embedded Design Suite User Guide
Altera SoC Embedded Design Suite User Guide Subscribe ug-1137 2014.06.30 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to SoC Embedded Design Suite... 1-1 Overview...
More informationQuick Start Guide. TWR-VF65GS10 For Vybrid Controller Solutions Based on ARM Cortex -A5 and Cortex-M4 Processors with the DS-5 Toolchain TOWER SYSTEM
TWR-VF65GS10 For Vybrid Controller Solutions Based on ARM Cortex -A5 and Cortex-M4 Processors with the DS-5 Toolchain TOWER SYSTEM Get to Know the TWR-VF65GS10 Dual Quad SPI K20 JTAG Header UART Selection
More informationAudio Processing Platform - APP
Audio Processing Platform - APP STM32F7Discovery plus for flexible Digital Audio Processing Ÿ Audio Processing with STM32F7 Discovery Ÿ Any-to-Any Audio-Interface combination Ÿ Sample Rate Conversion (SRC)
More informationCyclone V GT FPGA Development Board Reference Manual
Cyclone V GT FPGA Development Board Reference Manual Cyclone V GT FPGA Development Board 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01078-1.3 Feedback Subscribe 2017 Altera Corporation.
More informationUltraZed -EV Starter Kit Getting Started Version 1.3
UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of
More informationArria 10 GX Transceiver Signal Integrity Development Kit User Guide
Arria 10 Transceiver Signal Integrity Development Kit User Guide Subscribe UG-20005 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 Transceiver Signal Integrity Development Kit User
More informationRaggedstone4 User Manual. Issue 1.1c. Enterpoint Ltd. Raggedstone4 Manual Issue 1.1c
1 Raggedstone4 User Manual Issue 1.1c 2 Kit Contents You should receive the following items with your Raggedstone4 development kit: 1 - Raggedstone4 Board 2-4 Digit, 7 Segment LED display (fitted) 3 PC
More informationIGLOO2 Evaluation Kit Webinar
Power Matters. IGLOO2 Evaluation Kit Webinar Jamie Freed jamie.freed@microsemi.com August 29, 2013 Overview M2GL010T- FG484 $99* LPDDR 10/100/1G Ethernet SERDES SMAs USB UART Available Demos Small Form
More informationADC1x13S Demonstration Board for ADC1x13S
Quick Start ADC1x13S Demonstration Board for ADC1x13S Rev. 2 2 July 2012 Document information Info Keywords Abstract Block Diagram Content DEMO ADC1x13S, PCB2120-1, Demonstration board, ADC, Converter,
More informationStratix V GX FPGA Development Board Reference Manual
Stratix V GX FPGA Development Board 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01063-1.4 Feedback Subscribe 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,
More informationMAX10-SOM-50. User Manual
MAX10-SOM-50 User Manual Contents 1.0 Overview... 3 2.0 MAX10-SOM-50 Features... 4 3.0 Mechanical View... 6 3.1 Top/Bottom View... 6 3.2 Footprint... 7 4.0 Power... 8 4.1 Power Generation Overview... 8
More informationCHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
More informationPCN# Replace Pre-production Devices and Correct SPI Read Errors, FPGA DDR3 Chip Select, I2C LED Controller on
PCN# 20140513000 Replace Pre-production Devices and Correct SPI Read Errors, FPGA DDR3 Chip Select, I2C LED Controller on MitySOM-5CSX Family System on Modules Date: May 13, 2014 To: Purchasing Agents
More informationAltera EP4CE6 Mini Board. Hardware User's Guide
Altera Hardware User's Guide 1. Introduction Thank you for choosing the! is a compact FPGA board which is designed based on device. It's a low-cost and easy-to-use platform for learning Altera's Cyclone
More informationStratix IV GX FPGA Development Board Reference Manual
Stratix IV GX FPGA Development Board 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01043-2.3 Feedback Subscribe 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,
More informationNovTech System On Chip NOVSOM CV
NovTech System On Chip NOVSOM CV User s Guide Document Number: NOVSOM_CV_002 Rev. 0.2 05/2014 Property of NovTech, Inc, under NDA Page 1 of 31 Contact Information: Home Page: Company: www.novtech.com Modules:
More informationQuick Start Guide. SABRE Platform for Smart Devices Based on the i.mx 6 Series
Quick Start Guide SABRE Platform for Smart Devices Based on the i.mx 6 Series Quick Start Guide About the SABRE Platform for Smart Devices Based on the i.mx 6 Series The Smart Application Blueprint for
More informationIntel Serial to Parallel PCI Bridge Evaluation Board
Intel 41210 Serial to Parallel PCI Bridge Evaluation Board User s Guide October 2004 Order Number: 278947-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationAN 807: Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL
AN 807: Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents Configuring the Intel Arria
More informationTransceiver Signal Integrity Development Kit, Stratix IV GT Edition Reference Manual
Transceiver Signal Integrity Development Kit, Stratix IV GT Edition Manual Transceiver Signal Integrity Development Kit, 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01052-1.1 Subscribe 2011
More informationSpark-102 Altera Cyclone V SOC System on Module Integration guide
Spark-102 Altera Cyclone V SOC System on Module Integration guide Revision 2.0 Contents 1 Scope... 4 1.1 SoM introduction... 4 2 Block diagram... 5 3 SOM integration system aspects... 5 3.1 Power considerations...
More informationStratix V Advanced Systems Development Board Reference Manual
Stratix V Advanced Systems Development Board 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01071-1.0 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE,
More informationTWR-LS1021A Getting Started
Freescale Semiconductor Getting Started Document Number: TWR-LS1021AGS Rev. 3, 10/2015 TWR-LS1021A Getting Started 1 Introduction This document describes how to connect the QorIQ LS1021A Tower System Module
More informationSheevaPlug Development Kit Reference Design. Rev 1.2
SheevaPlug Development Kit Reference Design Rev 1.2 INTRODUCTION...4 SECTION 1 OVERVIEW...6 1.1 SHEEVAPLUG DESCRIPTION....6 Figure 1.1: SHEEVAPLUG Components and JTAG test card...6 Figure 1.2: SheevaPlug
More information4.1 Design Concept Demonstration for Altera DE2-115 FPGA Board Demonstration for Cyclone III Development Board...
CONTENTS CHAPTER 1 INTRODUCTION OF THE AHA-HSMC... 1 1.1 Features...1 1.2 About the KIT...2 1.3 Getting Help...3 CHAPTER 2 AHA CARD ARCHITECTURE... 4 2.1 Layout and Components...4 2.2 Block Diagram of
More informationKSZ9692PB User Guide Brief
KSZ9692PB User Guide Brief KSZ9692PB Evaluation Platform Rev 2.0 General Description The KSZ9692PB Evaluation Platform accelerates product time-to-market by providing a hardware platform for proof-of-concept,
More informationSubject: Jumper, DIP and optional resistor settings for ROACH rev Location of jumpers, switches and resistors on hardware
Technical Memo Number: NRF-KAT7-5.0-MEM-008 To : DBE Team From : Jason Manley, Francois Kapp, David George Date : 20 May 2009 Subject: Jumper, DIP and optional resistor settings for ROACH rev 1.02 Location
More information«Real Time Embedded systems» Cyclone V SOC - FPGA
«Real Time Embedded systems» Cyclone V SOC - FPGA Ref: http://www.altera.com rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours rene.beuchat@hesge.ch LSN/hepia Prof. HES 1 SOC + FPGA (ex. Cyclone V,
More informationTypical applications where a CPLD may be the best design approach:
By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.
More informationAVR Intermediate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help
AVR Intermediate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6
More informationIntroduction to Zynq
Introduction to Zynq Lab 2 PS Config Part 1 Hello World October 2012 Version 02 Copyright 2012 Avnet Inc. All rights reserved Table of Contents Table of Contents... 2 Lab 2 Objectives... 3 Experiment 1:
More informationPCM-9363 Intel Atom TM N455/D SBC, DDR3, 24-bit LVDS, CRT or HDMI, 2 Giga LANs, Mini PCIe, 3 COMs Startup Manual
PCM-9363 Intel Atom TM N455/D525 3.5 SBC, DDR3, 24-bit LVDS, CRT or HDMI, 2 Giga LANs, Mini PCIe, 3 COMs Startup Manual Before you begin installing your card, please make sure that the following items
More informationML605 FMC Si570 Programming June 2012
ML605 FMC Si570 Programming June 2012 XTP076 Revision History Date Version Description 06/15/12 1.0 Initial version for 13.4. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the
More informationDP-8020 Hardware User Guide. UG1328 (v 1.20) December 6, 2018
DP-8020 Hardware User Guide Revision History The following table shows the revision history for this document. Section General updates Revision Summary 12/06/2018 Version 1.0 Initial Xilinx release. DP-8020
More informationTerasic DE0 Field Programmable Gate Array (FPGA) Development Board
Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic DE0 Field Programmable Gate Array (FPGA) Development Board 1 May 16, 2013 3 Layout and Components of DE0 May 16,
More informationQuick Start Guide Multisensory Enablement Kit i.mx 8QuadXPlus MEK CPU Board. Based on i.mx 8QuadXPlus Applications Processor
Quick Start Guide Multisensory Enablement Kit i.mx 8QuadXPlus MEK CPU Board Based on i.mx 8QuadXPlus Applications Processor Quick Start Guide GET TO KNOW THE MEK BASED ON i.mx 8QUADXPLUS APPLICATIONS PROCESSOR
More informationFPGA Development Board Hardware and I/O Features
CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.
More informationSABRE Platform for Auto Infotainment
Quick Start Guide SABRE Platform for Auto Infotainment Based on the i.mx 6QuadPlus Applications Processor SMART APPLICATION BLUEPRINT FOR RAPID ENGINEERING (SABRE) i.mx 6DualPlus can be emulated on i.mx
More informationTerasic THDB-SUM. THDB Terasic HSMC to Santa Cruz Daughter Board User Manual
Terasic THDB-SUM THDB HDB-SUM Terasic HSMC to Santa Cruz Daughter Board User Manual Document Version 1.3 JULY. 29, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 FEATURES... 1 1.2 GETTING
More informationT Z JA WARNING: To avoid bus contention, plug in only ONE board (Ozy or Janus) when running loop-back tests in Test Fixture 1.
Ozy/Janus Test Plan v5.0 5/9/2007 Copyright 2007 Scotty Cowling, WA2DFI 1 Serialization Boards will be serialized per the following: T Z JA 1-001 T=TAPR build sponsor Z=Zephyr build engineering Serial
More informationQuick Start Guide. TWR-LCDC-EPSON Epson Display Controller Module TOWER SYSTEM
TWR-LCDC-EPSON Epson Display Controller Module TOWER SYSTEM Get to Know the TWR-LCDC-EPSON I 2 c Options Primary Edge Connector External RGB Interface Clock Options Epson S1D13513 External LVDS Interface
More information1 TR10a-LPQ User Manual December 10, 2018
1 CONTENTS Chapter 1 Overview... 4 1.1 General Description... 4 1.2 Key Features... 5 1.3 Block Diagram... 6 Chapter 2 Board Components... 9 2.1 Board Overview... 9 2.2 Configuration, Status and Setup...
More informationAnadigm FPAA Solutions Training Class III
Anadigm FPAA Solutions Training Class III Agenda Learning Goals Evaluation board components Board architecture Power connection COM connection Output connection Development board Verify proper connection
More informationIntel Stratix 10 GX FPGA Development Kit User Guide
Intel Stratix 10 GX FPGA Development Kit User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Overview... 4 1.1. General Development Board Description... 4 1.2. Recommended Operating
More informationFigure 2.1 The Altera UP 3 board.
Figure 2.1 The Altera UP 3 board. USB Port PS-2 Port USB PHY Chip Heat Sink Parallel Port B B VGA Port I2C PROM Chip... JP19 Headers for I2C Bus Signals J3 Mounting Hole Santa Cruz Expansion Long Connector
More informationRevision: February 19, E Main Suite D Pullman, WA (509) Voice and Fax. Switching Power Supplies 3V3 1V2 2V5 1V8
Nexys Board Reference Manual Revision: February 19, 2007 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview s Nexys circuit board is an integrated circuit development platform based
More informationSP605 Standalone Applications
SP605 Standalone Applications July 2011 Copyright 2011 Xilinx XTP064 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 GPIO_HDR Design to 13.2. 03/01/11 13.1 Up-Rev 12.4 GPIO_HDR Design
More informationTWR-LS1021A Getting Started
Freescale Semiconductor Getting Started Document Number: TWR-LS1021AGS Rev. 0, 09/2014 TWR-LS1021A Getting Started 1 Introduction This document explains how to connect the QorIQ LS1021A Tower System Module
More informationi.mx 6UltraLite Evaluation Kit Quick Start Guide s datasheet has been downloaded from at this pag
i.mx 6UltraLite Evaluation Kit Quick Start Guide s datasheet has been downloaded from http://www.digchip.com at this pag Quick Start Guide About the i.mx 6UltraLite Evaluation Kit The i.mx 6 UltraLite
More informationIntroduction to VHDL Design on Quartus II and DE2 Board
ECP3116 Digital Computer Design Lab Experiment Duration: 3 hours Introduction to VHDL Design on Quartus II and DE2 Board Objective To learn how to create projects using Quartus II, design circuits and
More informationSidewinder Development Board rev 1.0
33 Sidewinder Development Board rev 1.0 Features Altera MAX V CPLD 5M160ZT100C5 JTAG programmable USB programmable USB powered 12 On board LEDs 10 on board switches 3 RGB LEDs One 40 pin expansion headers
More informationCPLD board datasheet EB
CPLD board datasheet EB020-00-3 Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright
More informationCyclone III Development Board Reference Manual
Cyclone III Development Board Reference Manual Document Date: October 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo,
More informationMYD-C7Z010/20 Development Board
MYD-C7Z010/20 Development Board MYC-C7Z010/20 CPU Module as Controller Board Two 0.8mm pitch 140-pin Connectors for Board-to-Board Connections 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor
More informationIntel Stratix 10 SoC Device Design Guidelines
Intel Stratix 10 SoC Device Design Guidelines Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Introduction to the...4
More informationSP601 Standalone Applications
SP601 Standalone Applications December 2009 Copyright 2009 Xilinx XTP053 Note: This presentation applies to the SP601 Overview Xilinx SP601 Board Software Requirements SP601 Setup Multi-pin Wake-up GPIO
More informationPRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.
PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. 1.0 Objectives In this lab you will get familiar with the concept of using the
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationCB-52 Development board for the Spark-100 and Spark-102 Product Brief
CB-52 Development board for the Spark-100 and Spark-102 Version 2.01 Product Brief Document Revision History Revision Date Description 1.0 3.10.2016 Initial version 2.0 21.5.2017 Pin out was taken to another
More informationAN 521: Cyclone III Active Parallel Remote System Upgrade Reference Design
AN 521: Cyclone III Active Parallel Remote System Upgrade Reference Design August 2009 AN-521-1.1 Introduction f f f Among the difficult challenges that system designers face are shortened design cycles,
More informationCOM-RZN1D - Hardware Manual
COM-RZN1D - Hardware Manual Hardware Manual 4 / 01.10.2018 emtrion GmbH Copyright 2018 emtrion GmbH All rights reserved. This documentation may not be photocopied or recorded on any electronic media without
More informationKC705 Si570 Programming
KC705 Si570 Programming March 2012 Copyright 2012 Xilinx XTP186 Revision History Date Version Description 03/02/12 13.4 Initial version. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx
More informationIntel Stratix 10 FPGA Development Kit User Guide
Intel Stratix 10 FPGA Development Kit User Guide Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Overview... 4 1.1 General Development Board Description... 4 1.2 Recommended
More informationQuick Start Guide. i.mx 6SoloLite Evaluation Kit
Quick Start Guide i.mx 6SoloLite Evaluation Kit Quick Start Guide About the i.mx 6SoloLite Evaluation Kit The i.mx 6SoloLite evaluation kit (EVK) offers a solid platform to evaluate the i.mx 6 series single-core
More informationQuick Start Guide for TWR-SER2 TOWER SYSTEM. TWR-SER2 Enhanced serial module
Quick Start Guide for TWR-SER2 TOWER SYSTEM TWR-SER2 Enhanced serial module TOWER SYSTEM Get to know the TWR-SER2 CAN Transceiver Header Host-ly USB (Type A) Ethernet Port A Primary Elevator Connector
More informationBeMicro Max 10 FPGA Evaluation Kit
BeMicro Max 10 FPGA Evaluation Kit Getting Started User Guide Version 14.0.2 10/3/2014 User Guide Table of Contents 1. OVERVIEW...2 1.1 Board Features... 2 1.2 Block Diagram... 3 1.3 Getting To Know Your
More informationOfficial Publication Date: 12/18/2018 Official Expiration Date: Until Next Release
Official Publication Date: 12/18/2018 Official Expiration Date: Until Next Release Revision History Version Date Comments 100 12/06/2016 Initial Release 111 6/20/2017 Updated Formatting 112 5/24/2018 Added
More informationDSP Development Kit, Stratix III Edition Getting Started User Guide
DSP Development Kit, Stratix III Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.1 Document Date: August 2008 P25-36268-01 Copyright 2008 Altera
More informationEZ-USB FX3 Development Kit Guide
CYUSB3KIT-001 EZ-USB FX3 Development Kit Guide Doc. #: 001-70237 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com
More informationChapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface...
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features...3 1.2 About the Kit...4 1.3 Getting Help...5 Chapter 2 ICB Architecture... 6 2.1 Layout and Components...6 2.2 Block Diagram of the ICB...7 Chapter
More informationNios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
More informationVirtex-7 FPGA VC7215 Characterization Kit IBERT
Virtex-7 FPGA VC7215 Characterization Kit IBERT Getting Started Guide Vivado Design Suite 2013.3 DISCLAIMER The information disclosed to you hereunder (the Materials ) is provided solely for the selection
More informationSP605 Built-In Self Test Flash Application
SP605 Built-In Self Test Flash Application March 2011 Copyright 2011 Xilinx XTP062 Revision History Date Version Description 03/01/11 13.1 Up-rev 12.4 BIST Design to 13.1. 12/21/10 12.4 Up-rev 12.3 BIST
More informationPEB383 (QFP) Evaluation Board User Manual
PEB383 (QFP) Evaluation Board User Manual February 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009, Inc.
More information