FR Series MCUs with on-chip DMAC

Size: px
Start display at page:

Download "FR Series MCUs with on-chip DMAC"

Transcription

1 FR Series MCUs with on-chip DMAC

2 Introduction... 1 Overview... 1 I/O Transfer Methods... 1 Why DMA?... 1 DMA Transfer Types... 1 Synchronous DMA... 1 Single/Block Transfer... 2 Demand Transfer... 2 Burst Mode DMA... 2 Flyby DMA... 2 Operation of General DMAC... 2 Features of FR Family DMAC... 3 Operation of FR Series DMAC... 4 Features of FR30 Series... 5 Transfer Modes of FR30 Series... 5 Addressing Modes... 5 Transfer Type... 5 DMAC Block Diagram of FR30 Series... 5 Operation... 6 Channel Priority:... 6 Features of FR50 and 65E Series... 6 Data Transfer Modes in FR50 and FR65E... 6 Addressing Modes... 6 Transfer Types... 7 Fly-by Transfer... 7 DMAC Block Diagram of FR50 and FR65E Series... 7 Operation... 8 Channel Priority... 8 Interrupts and DMA Transfer... 8 Implementation... 9 UART without DMA... 9 UART with DMA... 9 Flowchart...10 Conclusion...10 References...10 Fujitsu Microelectronics America, Inc. i

3 FR Series MCUs with on-chip DMAC Introduction Dynamic memory access is used to transfer data from to/from internal memory, internal peripheral or external devices independent of CPU. This application note discusses about the features of FR series DMAC, various transfer modes, priority, and DMA request resources and their implementation. The sample project file at the end of the application note, details the implementation of UART communication using DMAC using block transfer mode. Overview DMA is nothing more than a way to bypass the CPU to get to system memory and/or I/O. DMA is usually associated with an I/O device that needs very rapid access to large chunks of RAM. Direct memory access allows for the high-speed data transfer without going through the CPU. This frees up the CPU to perform other operations thus speeding up overall computing operations. Fujitsu FR series Micro controllers have up to 8 on chip DMA controllers supporting different transfer modes. More details are given in below sections. I/O Transfer Methods During a program s execution, the micro controller constantly Reads from or Writes to memory locations. The program may also call on the micro controller to Read from or Write to one of the system s I/O devices. Regardless of how the peripheral is connected to the system (serial or parallel), one of four methods may be used to initiate data transfer between the system and the peripheral. These four methods are listed as follows: Polling: The CPU examines the status of the peripheral under program control. Programmed I/O: The CPU alerts the designated peripheral by applying its address to the system s address bus. Interrupt-driven I/O: The peripheral alerts the CPU that it is ready to transfer data. DMA: The intelligent peripheral assumes control of the system s buses to conduct direct transfers with primary memory Why DMA? DMA requires an extensive amount of special hardware to manage the data transfers and to arbitrating access to the system bus. This might seem to violate our desire to use software wherever possible. However, DMA makes sense when the transfer rates exceed anything possible with software. Even the fastest loop in assembly language comes burdened with lots of baggage. A short code fragment that reads from a port, stores to memory, increments pointers, decrements a loop counter, and then repeats based on the value of the counter takes quite a few clock cycles per byte copied. Hardware DMA controller can do the same with no wasted cycles and no CPU intervention. DMA transfer Types DMA was invented basically to move data between I/O to memory and also for memory to memory. Important transfer types are listed in this section. Synchronous DMA Traditional Synchronous DMA moves a byte or word at a time between system memory and a peripheral, handshaking with the I/O port for each transfer. This sort of transfer recognizes that the port may not always be in a ready condition; the handshaking is a hardware mechanism to throttle the transactions. With this sort of transfer, the program sets up the controller and then carries on, obvious to the state of the DMA transaction. The hardware moves one byte or word between memory and I/O each time the I/O port signals it is ready for another transaction. On each read indication, the DMA controller asserts Bus Request, waits for a Bus Acknowledge in response, and then takes over the bus for a single cycle. Then, the DMA controller goes idle again, waiting for another ready signal from the port. Thus, the program

4 FR Series MCUs with on-chip DMAC and DMA cycles share bus cycles, with the controller winning any contest for control of the bus. Sometimes this is called Cycle Stealing. Cycle stealing DMA is more complex to implement than Halt DMA, because the DMA controller must have the intelligence to sense the periods of time when the system buses are open. Cycle stealing DMA can be implemented as single cycle stealing, where the CPU is halted for a single clock cycle while the DMA controller transfers a single byte or as full cycle stealing, where the CPU is not stopped and the DMA controller can seize the buses any time the when the micro controller is not using them. It has following modes: Single/Block Transfer Single/block transfer Demand transfer It is also sometimes referred as Step transfer. A single byte (or word) is transferred. The DMA must release and re-acquire the bus for each additional byte. Devices that cannot transfer the entire block of data immediately commonly use this. The peripheral will request the DMA each time it is ready for another transfer. Once the DMA acquires the system bus, an entire block of data is transferred, up to a maximum of 64K. If the peripheral needs additional time, it can assert the READY signal. READY should not be used excessively, and for slow peripheral transfers, the Single Transfer Mode should be used instead. Demand Transfer The difference between Block and Demand is the once a Block transfer is started, it runs until the transfer count reaches zero. DRQ only needs to be asserted until DACK is asserted. Demand Mode will transfer one more byte until DRQ is de-asserted, then when DRQ is asserted later, the transfer resumes where it was suspended Advanced micro controllers offer optimized DMA transfer capabilities because they possess the capability to load several instructions and data internally (called queuing) and work for an extended period of time without the need to access the bus system. The CPU and DMA controller can have access to the buses for varying lengths of time, as long as the DMA controller does not hold them for too many consecutive clock cycles. Burst Mode DMA The crudest and simplest DMA method is referred to as HALT, or Burst Mode DMA, because the DMA controller takes control of the bus system and transfers a complete block of data to or from memory in a single burst. While the transfer is in progress, the CPU sits idle, performing No Operation (NOP) instructions to keep its internal registers refreshed Burst Mode DMA, in contrast to Synchronous DMA, generally assumes that the destination and source addresses can take transfers as fast as the controller can generate them. The program sets up the controller, and then (perhaps after a single ready indication from a port occurs), the entire source block is copied to the destination. The DMA controller gains exclusive access to the bus for the duration of the transfer, during which time the program is effectively shut down. Burst mode DMA can transfer data very rapidly indeed. Flyby DMA Flyby DMA feature generally is not supported on many micro controllers. The DMA controller gains access to the bus and puts the source or destination address out. Then, it initiates what are in effect a read and a write cycle simultaneously. The data is read from the source address, and written to the destination, at the same time. This implies that either the source or destination does not require an address, since it is very unlikely that both would use the same. An example might be copying data from memory to an IO port the source address (a pointer to memory) increments on each transfer, while the destination is always the same IO. Flyby transactions are very fast since the read/write cycle pair is reduced to a single cycle. Both Burst and Synchronous types (Single/Block or Demand) transfers can be supported using Flyby transfer. Operation of General DMAC When the peripheral device has data ready to be transferred, it sends a DMA request (DREQ) signal to a DMA controller, which in turn, sends a HOLD input signal to the CPU. The CPU finishes executing the instruction on which it is currently working and places its address and data pins in a high-impedance state (floating), effectively disconnecting the CPU from the buses. At this time, the CPU issues a bus available (BA) or hold acknowledge (HLDA) signal to the DMA controller. The DMA controller, in turn, issues a DMA acknowledge (DACK) to the peripheral, along 2 Fujitsu Microelectronics America, Inc.

5 Application Note with the beginning address of the primary memory block to be used, and the necessary R/W and enable signals for the data transfer to begin. When a DMA transfer request is accepted, DMA issues a transfer request to the bus controller. Bus controller passes the right to use the internal bus to DMA at a break in bus operation and DMA transfer starts. Features of FR Family DMAC DMAC features of FR30, FR50 and FR65E device series of FR family micro controllers are listed in the below Table 1. From the above Table 1, it can be observed that unlike FR30 series, FR50 and FR65E series are capable of Fly by transfer mode with external memory to memory and also external memory to IO data transfer types. Table 1: Features of FR DMAC DMAC Features FR30 Series FR50 Series FR 65E series Remarks Number of DMAC channels on different devices of the series Data Transfer modes And Transfer Types Channel Selection Methods DMA Transfer During Sleep mode External transfer Request channels DMA request Resources Min 5CH and Max 8CH 3 transfer modes: 1) Block/step 2) Burst 3) Continuous One Transfer Type: 1) 2 cycle transfer Max 5CH 3 transfer modes: 1) Burst 2) Demand 3) Block/step Two Transfer Types 1) 2 cycle transfer a) Burst b) Demand c) Block/step 2) Fly-by Transfer: a) Burst b) Demand c) Block/step 1) Fixed Mode 1) Fixed Mode 2) Alternation (or rotation) Mode Max 5CH 3 transfer modes: 1) Burst 2) Demand 3) Block/step Two Transfer Types 1) 2 cycle transfer a) Burst b) Demand c) Block/step 2) Fly-by Transfer: a) Burst b) Demand c) Block/step 1) Fixed Mode 2) Alternation (or rotation) Mode Not possible Yes, Possible Yes, Possible 3ch 1) Ext DMA transfer requests 2) PWM interrupt request 3) UART TX, RX interrupt request 4) A/D converter interrupt request 5) 16 bit reload timer interrupt request 1ch to 3ch depending on the device 1) Ext DMA transfer requests 2) External interrupt requests 3) UART TX, RX interrupt request 4) A/D converter interrupt request 5) 16 bit reload timer interrupt request 6) SIO interrupt request 7) I2C interrupt request 1ch to 3ch depending on the device 1) Ext DMA transfer requests 2) External interrupt requests 3) UART TX, RX interrupt request 4) A/D converter interrupt request 5) 16 bit reload timer interrupt request Flyby transfer is a special feature of FR50 and FR65E series. It is supported by only 3 CH: 0, 1, 2 They support 1) External memory to external IO 2) External memory to memory transfers. Fujitsu Microelectronics, America Inc. 3

6 FR Series MCUs with on-chip DMAC Operation of FR Series DMAC Every DMA transfer starts with the software programming the DMA controller, the device that manages these transactions. The code must typically set up destination and source pointers to tell the controller where the data is coming from, and where it is going. A counter must be programmed to track the number of bytes in the transfer. Finally, numerous bits setting the DMA mode and type must be set. These may include source or destination type (I/O or memory), action to take on completion of the transaction (generate an interrupt, restart the controller, etc.), wait states for each CPU cycle, etc. Now the DMA controller waits for some action to start the transfer. Perhaps an external I/O device signals it is ready by toggling a bit. Sometimes the software simply sets a start now flag also called as DENB. Regardless, the controller takes over the bus and starts making transfers. Each DMA transfer looks just like a pair of normal CPU cycles. A memory or I/O read from the DMA source address is followed by a corresponding write to the destination. The source and destination devices cannot tell if the CPU is doing the accesses or if the DMA controller is doing them. Figure 1. During each DMA cycle the CPU is waiting patiently for access to the bus, but cannot perform any useful computation during the transfer. The DMA controller is the bus master. It has control until it chooses to release the bus back to the CPU. Depending on the type of DMA transfer and the characteristics of the controller, a single pair of cycles may terminate to allow the CPU to run for a while, or a complete block of data may be moved without bringing the processor back from the land of the idle. Once the entire transfer is complete the DMA controller may quietly go to sleep, or it may restart the transfer when the I/O is ready for another block, or it may signal the controller using interrupt that the action is complete. To summarize, the micro controller programs the DMA controller with parameters about the transfers, the controller tri-states the CPU and moves data over the CPU bus, and then when the entire block is done the controller signals completion via an interrupt. Above explained operation is shown using state diagram in Figure 1 below. Not Enable Idle Enable & check for DMACT > 0 Enable Interrupt assertion Operation DMACT = 0 End Enable Not Enable Stop 4 Fujitsu Microelectronics America, Inc.

7 Features of FR30 Series Transfer Modes of FR30 Series FR30 Series supports the following data transfer types as described in Table-1 1. Block/Step transfer 2. Burst Transfer 3. Continuous Transfer Block/step transfer method is synchronous data type transfer as explained in section Synchronous DMA. During Single/Block transfer, DMA transfer is performs once per one transfer request. Transfer request generally referred, as DREQ can be an edge or level sensitive. Each time a DMA transfer is performed, the bus privilege is passed to the CPU. As the name indicates, transfer unit is determined by block size. Larger the block, higher the DMAC transfer rate but lower the CPU throughput. In Burst transfer method as explained in section Burst Mode DMA, DMA transfer is performed as often as specified transfer count for one transfer request DREQ either level or edge sensitive. Once the transfer register count becomes zero, the DMA transfer gets completed and the bus privilege is passed to the CPU. Figure 2. Application Note In Continuous Transfer method, DMA transfer is performed while the transfer request DREQ maintains an active level. DREQ can be only level sensitive in this case. During this mode, precaution should be taken about the DMA transfer overrun. During transfer destination access, deassert the DREQ before the DACK signal rise. Addressing Modes 32-bit full addressing with transfer address increment, decrement or fixed can be selected using software. Transfer source /destination address is incremented or decremented in byte, half word and word sizes. Transfer Type DMAC uses normal transfer method by using a read operation and a write operation. Data is read from an address in the transfer source register and written to another address in the transfer destination register. It is also called two-cycle transfer, DMAC Block Diagram of FR30 Series For detailed DMA Controller operation and register configuration, please refer to the device hardware manual. FR30 series DMAC block diagram is shown for reference in Figure 2. DREQ0-2 Internal resource transfer request 3 5 Edge/level detect circuit 3 Sequencer DACK0-2 EOP0-2 Interrupt request Data buffer Switcher DPDP DACSR DATCR Mode Data bus BLK DEC BLK DMACT INC/DEC SADR DADR Fujitsu Microelectronics, America Inc. 5

8 FR Series MCUs with on-chip DMAC Operation The DMA controller supports multiple channels, each of which can be programmed independently. Each channel has a dedicated DMA request line and channel registers, and can be configured to different priority settings. When the DMA controller consists of multiple channels, an internal arbiter is provided with the core to grant bus ownership to one channel at a time according to the priority settings. Each channel contains source and destination address registers, control register, and transfer count register. The channel s DMA operation is specified in the control register, and the number of words to transfer is specified in the transfer count register. FR30 series, supports following transfer source and destination address mode specification. 1. Transfer source address incremented/decremented to Destination address incremented/decremented: This is also called as memory to memory data transfer 2. Transfer source address incremented/decremented to Destination address Fixed: This is called as memory to IO transfer 3. Transfer source address incremented fixed to Destination source address incremented/decremented: This is referred as IO to memory data transfer 4. Transfer Source address fixed to destination source address fixed: This is called as IO-to-IO data transfer. Special registers are meant for specifying above transfer addresses, transfer data size, transfer count and block sizes as shown in above bock diagram. FR 30 series devices have three channels of external transfer request input pins and external transfer request acceptance/ transfer completion output pins among 5 or 8 DMA channels. External devices can thus request/acknowledge DMA transfer. Using FR series, data transfer to/from External or internal memory/io to Internal memory/io is possible. But Data transfer to/from External memory/io to External memory/io is not possible unlike FR50 and FR65E series. Table 2: FR30 Series Transfer Direction Transfer source address Channel Priority FR30 series has only fixed mode channel selection method. Once the DMAC is activated by a DREQ of one particular channel, a DMA transfer request occurring for another channel is suspended until the previous transfer in progress is completed. Hence the priority must be set for the channels before starting the transfer. Channel number fixes this order of priority. Lower the channel number, higher the priority. Example: CH0 has high priority than CH1, CH2, CH3, and CH4 Priority decreases from CH0 to CH4. Features of FR50 and 65E Series Data Transfer Modes in FR50 and FR65E Data transfer modes in these series are: 1. Demand Transfer 2. Block/Step transfer 3. Burst Transfer Demand and Block/step transfers are categories of synchronous transfer as explained in section Synchronous DMA. Single/Block Transfer. For burst transfer refer to section Burst Mode DMA. Addressing Modes Direction Transfer Destination address External Area To Internal IO External Area To Internal memory Internal IO To External Area Internal memory To External Area Series support 32-bit full addressing with increment/decrement/ fixed modes. Specifies transfer address for 2 cycle and also flyby transfer. 6 Fujitsu Microelectronics America, Inc.

9 Application Note Transfer Types: FR50 and FR65E series have a special feature by having two transfer types: 1. Two Cycle transfer (Normal Transfer) 2. Fly by transfer: External Memory to IO External IO to Memory As explained in earlier section Transfer Type, FR30 series supports normal transfer also called as two cycle transfer. In addition to this normal transfer method, FR50 and FR65E series support Fly-by transfer. Flyby Transfer As explained in section Flyby DMA, implementation of Flyby DMA is found rarely in many micro controllers. Fujitsu FR50 and FR65E series support this DMA transfer type. It has following advantages: Fast data transfer, requires only single cycle for read/ write Flyby transfer supports Burst and synchronous data transfer modes Provides a mechanism for external memory to IO and IO to memory access. Flyby is a way to move data directly from the source of the data to its destination, without having this data pass through the controlling device. While the source drives the data onto the data bus, the destination immediately latches it into its buffers/memory. The data does not pass through the DMAC therefore at least one half of the address bus bandwidth is saved. Flyby cycles are requested by the DMA channel, and controlled by the memory unit. This method provides a limitation in the sense that DMA can only move data between devices (I/O ports) and memory DMAC Block Diagram of FR50 and FR65E Series Figure 3. DMA transfer request to bus controller Counter Buffer Selector Write-back DTC 2-step register DTCR DMA start cause selection circuit and request acceptance control Peripheral start request/stop input External pin start request/stop input To bus controller Bus control section Read Write Access Address DDNO Address counter Read/write control Counter buffer Counter buffer Sector Sector Sector Write-back Write-back Counter Buffer Selector BLK register DDNO register DSAD 2-step register DDAD 2-step register Priority circuit Status transistion circuit DMA control DSS[3:0] ERIR, EDIR TYPE, MOD, WS SADM, SASZ[7:0] SADR DADM, DASZ[7:0] DADR DMAC 5-channel block diagram To transfer controller Clear peripheral interrupt Bus control section X-bus IRQ[4:0] MCLREQ Fujitsu Microelectronics, America Inc. 7

10 FR Series MCUs with on-chip DMAC Operation DMA controller block of FR50 and FR65E series is a multifunctional DMAC that controls high-speed data transfer. Each transfer channel can individually specify several functions. When activation has been enabled, a channel doesn t start a transfer operation until it receives a transfer request. Once a channel receives, a transfer request, it issues a DMA transfer request to the bus controller. Then it gets the right to use the bus from bus controller and starts transfer. Data is transferred in the sequence defined by the type of mode set for that corresponding channel. FR50 and FR65E series, support following transfer source and destination address mode specification. 1. Transfer source address incremented/decremented to Destination address incremented/decremented : This is also called as memory to memory data transfer 2. Transfer source address incremented/decremented to Destination address Fixed : This is called as memory to IO transfer 3. Transfer source address fixed to Destination source address incremented/decremented : This is referred as IO to memory data transfer 4. Transfer Source address fixed to destination source address fixed : This is called as IO-to-IO data transfer. Special registers are meant for specifying above transfer addresses, transfer data size, transfer count and block sizes as shown in above bock diagram. FR 50 and FR65E series devices have three channels of external transfer request input pins and external transfer request acceptance/ transfer completion output pins among 5 DMA channels. External devices can thus request/acknowledge DMA transfer. Data transfer to/from External or internal memory/io to External or Internal memory/io is possible unlike FR30 series Table 3: FR50/FR65E Transfer Direction Transfer source address Direction Please note that in demand type of data transfer, transfer area can only be external area. And in this mode, transfer read can be memory to IO and write can be IO to memory only. Channel Priority Channel priority as explained in Table 1 is of 2 types. FR50 and FR65E series have an additional method called Alternation or Rotation mode. Initially as in fixed mode, CH0 and CH1 have same priority as in fixed mode (that is CH0>CH1). Later at the end of each transfer operation, the priority of the channel will be reversed as CH1>CH0. This type of rotation method of priority setting is very effective when continuous or burst types of data transfers are used. Interrupts and DMA Transfer Transfer Destination address External Area To Internal IO External Area To Internal memory Internal IO To External Area Internal memory To External Area External Area To External Area During DMA transfer, interrupts are generally not accepted until the transfer is complete. If DMA transfer request occurs during interrupt processing, the transfer request has high priority and interrupt processing is stopped until DMA transfer gets completed. If in any case, nonmaskable interrupt or interrupt with high priority occurs, DMAC temporarily cancels the transfer request until the interrupt request is cleared. 8 Fujitsu Microelectronics America, Inc.

11 Application Note Implementation The downloadable sample program provided along with this application note will give us the idea about the capability and advantages of DMA transfer. The following example will explain the differences between serial IO transfer with and without a DMA controller. UART without DMA In standard UART receive operation, the bits are sampled in the middle of the bit and are loaded in to the shift register. Upon completion, the bits will be latched to the receive buffer register and a flag will be raised to signal an interrupt. An ISR serviced by the CPU is then used to move the data from the receive buffer register into memory. A programmed CPU routine to read bytes one at a time from the controller wastes CPU time. In such situations DMA is useful to free CPU from this low level work. UART with DMA When DMA is used, the CPU supplies the DMA controller with three types of information. First the memory addresses of the source of the transfer are copied in to the source pointer register. Then the destination address for the transfer is copied into destination pointer register. Finally the number of bytes to be transferred will need to be loaded into the count register of DMA. A DMA request factor also should be specified. Once the DMA is active, data transfer starts every time a DMA transfer request signal occurs. Just as with the standard UART receive operation, the bits are sampled and loaded into the receive buffer register and a flag will be raised. This time however, the DMA controller will be serviced and the byte in the receive buffer register is copied into memory specified by the DMA destination address depending on the application, the DMA address is then either incremented or stays fixed and the DMA count is decremented. This continues until the DMA count becomes zero at which times the DMA controller causes an interrupt. When the CPU starts up again, it doesn t need to copy the block to the memory as it is already done by the DMA. This method demonstrates the DMA transfer from and to internal IO (UART) to internal memory (RAM) area as shown in below Figure 4 using MB91F362 device of FR50 family. Figure 4. Internal RAM area internal I/O area transfer MB91xxx Read cycle CPU I-bus D-bus RAM DMAC Bus controller Data buffer F-bus ROM or RAM X-bus I/O SDRAM I/F Extended Bus Interface MB91xxx Write cycle CPU I-bus D-bus RAM DMAC Bus controller Data buffer F-bus ROM or RAM X-bus I/O SDRAM I/F Extended Bus Interface This method makes use of two-cycle block transfer method with fixed channel priority using 16-bit width and fixed addressing mode. Sample project file is provided along with this application note. Fujitsu Microelectronics, America Inc. 9

12 FR Series MCUs with on-chip DMAC Flowchart Main ( ) DMACInit ( ) UARTInit ( ) DMACInit ( ) Initialize DMACR for byte transfer Set baud rate, data bytes, parity, stop bits UARTInit ( ) Transmit greetings Endless loop Set DMACA Register for UART0 Tx and RX interrupt, block size, transfer count Set DMACB for source/destination addresses, type of transfer and reload count Set DMA interrupt level Set UART0 control register for interrupt on transmit buffer empty Set control register to enable transmission and reception Return Enable DMAC Return Conclusion FR series micro controllers have fully featured on chip DMA controller that supports different transfer modes including flyby mode. References 1) MCU Product CD ROM 2) FMA website 10 Fujitsu Microelectronics America, Inc.

13 Application Note Fujitsu Microelectronics, America Inc. 11

14 FUJITSU MICROELECTRONICS AMERICA, INC. Corporate Headquarters 1250 East Arques Avenue, M/S 333, Sunnyvale, CA Tel: (800) Fax: (408) Internet: Fujitsu Microelectronics America, Inc. All rights reserved. All company and product names are trademarks or registered trademarks of their respective owners. MCU-AN /2003

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

Computer Organization ECE514. Chapter 5 Input/Output (9hrs) Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge

More information

Unit DMA CONTROLLER 8257

Unit DMA CONTROLLER 8257 DMA CONTROLLER 8257 In microprocessor based system, data transfer can be controlled by either software or hardware. To transfer data microprocessor has to do the following tasks: Fetch the instruction

More information

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In

More information

Microprocessor & Interfacing Lecture DMA Controller--1

Microprocessor & Interfacing Lecture DMA Controller--1 Microprocessor & Interfacing Lecture 26 8237 DMA Controller--1 E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E R I N G Contents Introduction Features Basic Process of DMA

More information

6 Direct Memory Access (DMA)

6 Direct Memory Access (DMA) 1 License: http://creativecommons.org/licenses/by-nc-nd/3.0/ 6 Direct Access (DMA) DMA technique is used to transfer large volumes of data between I/O interfaces and the memory. Example: Disk drive controllers,

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

I/O Organization John D. Carpinelli, All Rights Reserved 1

I/O Organization John D. Carpinelli, All Rights Reserved 1 I/O Organization 1997 John D. Carpinelli, All Rights Reserved 1 Outline I/O interfacing Asynchronous data transfer Interrupt driven I/O DMA transfers I/O processors Serial communications 1997 John D. Carpinelli,

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Lecture 12 DRAM, DMA Year 3 CS Academic year 2017/2018 1 st semester Lecturer: Radu Danescu The DRAM memory cell X- voltage on Cs; Cs ~ 25fF Write: Cs is charged or discharged

More information

Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION

Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers

More information

Course Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes

Course Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes Course Introduction Purpose: This course provides an overview of the Direct Memory Access Controller and the Interrupt Controller on the SH-2 and SH-2A families of 32-bit RISC microcontrollers, which are

More information

Modes of Transfer. Interface. Data Register. Status Register. F= Flag Bit. Fig. (1) Data transfer from I/O to CPU

Modes of Transfer. Interface. Data Register. Status Register. F= Flag Bit. Fig. (1) Data transfer from I/O to CPU Modes of Transfer Data transfer to and from peripherals may be handled in one of three possible modes: A. Programmed I/O B. Interrupt-initiated I/O C. Direct memory access (DMA) A) Programmed I/O Programmed

More information

Topics. Interfacing chips

Topics. Interfacing chips 8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller

More information

Digital Input and Output

Digital Input and Output Digital Input and Output Topics: Parallel Digital I/O Simple Input (example) Parallel I/O I/O Scheduling Techniques Programmed Interrupt Driven Direct Memory Access Serial I/O Asynchronous Synchronous

More information

Accessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status

More information

Digital System Design

Digital System Design Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University i Slide Set: 15 Date: March 30, 2009 Slide

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

VORAGO VA108x0 I 2 C programming application note

VORAGO VA108x0 I 2 C programming application note AN1208 VORAGO VA108x0 I 2 C programming application note MARCH 14, 2017 Version 1.1 VA10800/VA10820 Abstract There are hundreds of peripheral devices utilizing the I 2 C protocol. Most of these require

More information

Question Bank Microprocessor and Microcontroller

Question Bank Microprocessor and Microcontroller QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to

More information

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of

More information

Product Update. Errata to Z8 Encore! 8K Series Silicon. Z8 Encore! 8K Series Silicon with Date Codes 0402 and Later

Product Update. Errata to Z8 Encore! 8K Series Silicon. Z8 Encore! 8K Series Silicon with Date Codes 0402 and Later Product Update Errata to Z8 Encore! 8K Series Silicon Z8 Encore! 8K Series Silicon with Date Codes 0402 and Later The errata listed in Table 1 are found in the Z8 Encore! 8K Series devices with date codes

More information

Chapter 13 Direct Memory Access and DMA-Controlled I/O

Chapter 13 Direct Memory Access and DMA-Controlled I/O Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between

More information

1. Internal Architecture of 8085 Microprocessor

1. Internal Architecture of 8085 Microprocessor 1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the

More information

Architecture of 8085 microprocessor

Architecture of 8085 microprocessor Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit

More information

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers Application Note, V1.0, Jul. 2006 AP16095 XC16x Interfacing the XC16x Microcontroller to a Serial SPI EEPROM Microcontrollers Edition 2006-07-10 Published by Infineon Technologies AG 81726 München, Germany

More information

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2) Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors 1 Principle of Interrupt-Driven I/O Multiple-Interrupt Systems Priority Interrupt Systems Parallel Priority Interrupts Daisy-Chain

More information

EC 6504 MICROPROCESSOR AND MICROCONTROLLER

EC 6504 MICROPROCESSOR AND MICROCONTROLLER DEPARTMENTOFELECTRONICS&COMMUNICATIONENGINEERING EC 6504 MICROPROCESSOR AND MICROCONTROLLER UNIT I THE 8086 MICROPROCESSOR PARTA 1. What is microprocessor? What is the difference between a MP and CPU?

More information

Chapter TEN. Memory and Memory Interfacing

Chapter TEN. Memory and Memory Interfacing Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1

Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1 Module 3 Embedded Systems I/O Version 2 EE IIT, Kharagpur 1 Lesson 15 Interrupts Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would learn Interrupts

More information

Hello and welcome to this Renesas Interactive module that provides an overview of the RX DMA Controller

Hello and welcome to this Renesas Interactive module that provides an overview of the RX DMA Controller Hello and welcome to this Renesas Interactive module that provides an overview of the RX DMA Controller 1 The purpose of this Renesas Interactive module is to give you a basic understanding of the RX Direct

More information

Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to

Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to handle the STM32 peripheral data transfers. 1 The Direct

More information

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address

More information

INPUT-OUTPUT ORGANIZATION

INPUT-OUTPUT ORGANIZATION INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides

More information

SEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010

SEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010 SEMICON Solutions Bus Structure Created by: Duong Dang Date: 20 th Oct,2010 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single

More information

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.

1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. 1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and

More information

INPUT/OUTPUT ORGANIZATION

INPUT/OUTPUT ORGANIZATION INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and

More information

ECE 571 Advanced Microprocessor-Based Design Lecture 3

ECE 571 Advanced Microprocessor-Based Design Lecture 3 ECE 571 Advanced Microprocessor-Based Design Lecture 3 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 30 January 2018 Homework #1 was posted Announcements 1 Microprocessors Also

More information

Buses. Maurizio Palesi. Maurizio Palesi 1

Buses. Maurizio Palesi. Maurizio Palesi 1 Buses Maurizio Palesi Maurizio Palesi 1 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single shared channel Microcontroller Microcontroller

More information

Chapter 5 Input/Output Organization. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 5 Input/Output Organization. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 5 Input/Output Organization Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Accessing I/O Devices Interrupts Direct Memory Access Buses Interface

More information

Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis

Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis Interfacing Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures Vahid, Givargis Introduction Embedded system functionality aspects Processing Transformation of data Implemented

More information

Unit 5. Memory and I/O System

Unit 5. Memory and I/O System Unit 5 Memory and I/O System 1 Input/Output Organization 2 Overview Computer has ability to exchange data with other devices. Human-computer communication Computer-computer communication Computer-device

More information

COSC 243. Input / Output. Lecture 13 Input/Output. COSC 243 (Computer Architecture)

COSC 243. Input / Output. Lecture 13 Input/Output. COSC 243 (Computer Architecture) COSC 243 Input / Output 1 Introduction This Lecture Source: Chapter 7 (10 th edition) Next Lecture (until end of semester) Zhiyi Huang on Operating Systems 2 Memory RAM Random Access Memory Read / write

More information

CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 09, SPRING 2013

CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 09, SPRING 2013 CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 09, SPRING 2013 TOPICS TODAY I/O Architectures Interrupts Exceptions FETCH EXECUTE CYCLE 1.7 The von Neumann Model This is a general

More information

Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of

Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of this interface, which is widely used for serial communications.

More information

Microcontroller basics

Microcontroller basics FYS3240 PC-based instrumentation and microcontrollers Microcontroller basics Spring 2017 Lecture #4 Bekkeng, 30.01.2017 Lab: AVR Studio Microcontrollers can be programmed using Assembly or C language In

More information

Input Output (IO) Management

Input Output (IO) Management Input Output (IO) Management Prof. P.C.P. Bhatt P.C.P Bhatt OS/M5/V1/2004 1 Introduction Humans interact with machines by providing information through IO devices. Manyon-line services are availed through

More information

Chapter Operation Pinout Operation 35

Chapter Operation Pinout Operation 35 68000 Operation 35 Chapter 6 68000 Operation 6-1. 68000 Pinout We will do no construction in this chapter; instead, we will take a detailed look at the individual pins of the 68000 and what they do. Fig.

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Year III Computer Science 1-st Semester Lecture 11: I/O transfer with x86 I/O Transfer I/O Instructions We discussed IN, OUT, INS and OUTS as instructions for the transfer of

More information

Interrupt/Timer/DMA 1

Interrupt/Timer/DMA 1 Interrupt/Timer/DMA 1 Exception An exception is any condition that needs to halt normal execution of the instructions Examples - Reset - HWI - SWI 2 Interrupt Hardware interrupt Software interrupt Trap

More information

Chapter 8. Input Output Organization

Chapter 8. Input Output Organization Chapter 8 Input Output Organization 8.1 Introduction: In the design of a simple computer, we assumed one input device and one output device transferring data in and out of the accumulator using a programmed

More information

PPG Function of F2MC-16LX MCU Series as PWM

PPG Function of F2MC-16LX MCU Series as PWM PPG Function of F2MC-16LX MCU Series as PWM Introduction... 1 PPG Function... 1 Important Register Configuration... 2 Flow chart... 3 Program Code... 4 Fujitsu Microelectronics America, Inc. i PPG Function

More information

INTERFACING THE ISCC TO THE AND 8086

INTERFACING THE ISCC TO THE AND 8086 APPLICATION NOTE INTERFACING THE ISCC TO THE 68 AND 886 INTRODUCTION The ISCC uses its flexible bus to interface with a variety of microprocessors and microcontrollers; included are the 68 and 886. The

More information

M68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1

M68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1 M68HC08 Microcontroller The MC68HC908GP32 Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design General Description The

More information

27.7 SCI Control Registers

27.7 SCI Control Registers 27.7 SCI Control Registers These registers are accessible in 8-, 16-, and 32-bit reads or writes. The SCI is controlled and accessed through the registers listed in Table 27-3. Among the features that

More information

Understand the design, features, operation, and application of the Data Transfer Controller (DTC) and DMA Controller (DMAC).

Understand the design, features, operation, and application of the Data Transfer Controller (DTC) and DMA Controller (DMAC). Module Introduction Purpose This training module provides an overview of the peripherals in H8S series microcontrollers that you can use to transfer data without interrupting the CPU. Objective Understand

More information

Interconnecting Components

Interconnecting Components Interconnecting Components Need interconnections between CPU, memory, controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck

More information

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features of this USART interface, which is widely used for serial

More information

L5380/53C80 SCSI Bus Controller

L5380/53C80 SCSI Bus Controller DEVICES INCORPORATED FEATURES Asynchronous Transfer Rate Up to 4 Mbytes/sec Low Power CMOS Technology Replaces NCR 5380/53C80/ 53C80-40 and AMD Am5380/ 53C80 On-Chip SCSI Bus Drivers Supports Arbitration,

More information

EE414 Embedded Systems. Ch 6. Interfacing. Part 4/4: DMA & Arbitration

EE414 Embedded Systems. Ch 6. Interfacing. Part 4/4: DMA & Arbitration EE414 Embedded Systems Ch 6. Interfacing Part 4/4: DMA & Arbitration Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview Part D. DMA and Arbitration

More information

CS370 Operating Systems

CS370 Operating Systems CS370 Operating Systems Colorado State University Yashwant K Malaiya Fall 2016 Lecture 2 Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 2 System I/O System I/O (Chap 13) Central

More information

Top-Level View of Computer Organization

Top-Level View of Computer Organization Top-Level View of Computer Organization Bởi: Hoang Lan Nguyen Computer Component Contemporary computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies

More information

MCS-51 Serial Port A T 8 9 C 5 2 1

MCS-51 Serial Port A T 8 9 C 5 2 1 MCS-51 Serial Port AT89C52 1 Introduction to Serial Communications Serial vs. Parallel transfer of data Simplex, Duplex and half-duplex modes Synchronous, Asynchronous UART Universal Asynchronous Receiver/Transmitter.

More information

Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT

Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture INPUT / OUTPUT Introduction Computer system s I/O architecture is its interface to outside

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University

Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components

More information

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture 168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU

More information

NS9360. Errata _F. Release date: March 2008

NS9360. Errata _F. Release date: March 2008 NS9360 Unused USB module can cause failures SPI boot fails intermittently - updated SPI slave data output high impedance control UART gap timer UART CTS-related transmit data errors Ethernet receive data

More information

isplever Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0

isplever Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0 isplever TM CORE Multi-Channel DMA Controller User s Guide February 2006 ipug11_04.0 Introduction The Multi-Channel Direct Memory Access (MCDMA) Controller is designed to improve microprocessor system

More information

TMS320VC5503/5507/5509/5510 DSP Direct Memory Access (DMA) Controller Reference Guide

TMS320VC5503/5507/5509/5510 DSP Direct Memory Access (DMA) Controller Reference Guide TMS320VC5503/5507/5509/5510 DSP Direct Memory Access (DMA) Controller Reference Guide Literature Number: January 2007 This page is intentionally left blank. Preface About This Manual Notational Conventions

More information

Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used

Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors,

More information

CS330: Operating System and Lab. (Spring 2006) I/O Systems

CS330: Operating System and Lab. (Spring 2006) I/O Systems CS330: Operating System and Lab. (Spring 2006) I/O Systems Today s Topics Block device vs. Character device Direct I/O vs. Memory-mapped I/O Polling vs. Interrupts Programmed I/O vs. DMA Blocking vs. Non-blocking

More information

AN-895 APPLICATION NOTE

AN-895 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ADuC702x MicroConverter I 2 C -Compatible Interface by Michael Looney

More information

UNIT - II PERIPHERAL INTERFACING WITH 8085

UNIT - II PERIPHERAL INTERFACING WITH 8085 UNIT - II PERIPHERAL INTERFACING WITH 8085 Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with

More information

Summer 2003 Lecture 21 07/15/03

Summer 2003 Lecture 21 07/15/03 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU

More information

The 80C186XL 80C188XL Integrated Refresh Control Unit

The 80C186XL 80C188XL Integrated Refresh Control Unit APPLICATION BRIEF The 80C186XL 80C188XL Integrated Refresh Control Unit GARRY MION ECO SENIOR APPLICATIONS ENGINEER November 1994 Order Number 270520-003 Information in this document is provided in connection

More information

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,

Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and

More information

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics

Chapter 4. MARIE: An Introduction to a Simple Computer. Chapter 4 Objectives. 4.1 Introduction. 4.2 CPU Basics Chapter 4 Objectives Learn the components common to every modern computer system. Chapter 4 MARIE: An Introduction to a Simple Computer Be able to explain how each component contributes to program execution.

More information

Basics of Microprocessor

Basics of Microprocessor Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured

More information

Chapter 5 - Input / Output

Chapter 5 - Input / Output Chapter 5 - Input / Output Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 5 - Input / Output 1 / 90 1 Motivation 2 Principle of I/O Hardware I/O Devices Device Controllers Memory-Mapped

More information

2 MARKS Q&A 1 KNREDDY UNIT-I

2 MARKS Q&A 1 KNREDDY UNIT-I 2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,

More information

USER GUIDE EDBG. Description

USER GUIDE EDBG. Description USER GUIDE EDBG Description The Atmel Embedded Debugger (EDBG) is an onboard debugger for integration into development kits with Atmel MCUs. In addition to programming and debugging support through Atmel

More information

Section 54. Direct Memory Access Controller (DMA)

Section 54. Direct Memory Access Controller (DMA) Section 54. Direct Memory Access Controller (DMA) HIGHLIGHTS This section of the manual contains the following major topics: 54.1 Introduction... 54-2 54.2 Registers... 54-4 54.3 Data Transfers Options...

More information

Common Computer-System and OS Structures

Common Computer-System and OS Structures Common Computer-System and OS Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture Oct-03 1 Computer-System Architecture

More information

1. What is Microprocessor? Give the power supply & clock frequency of 8085?

1. What is Microprocessor? Give the power supply & clock frequency of 8085? 1. What is Microprocessor? Give the power supply & clock frequency of 8085? A microprocessor is a multipurpose, programmable logic device that reads binary instructions from a storage device called memory

More information

SAE5C Computer Organization and Architecture. Unit : I - V

SAE5C Computer Organization and Architecture. Unit : I - V SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy

More information

8051 Serial Communication

8051 Serial Communication 8051 Serial Communication Basics of serial communication Parallel: transfers eight bits of data simultaneously over eight data lines expensive - short distance fast Serial : one bit at a time is transferred

More information

EE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University

EE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University EE108B Lecture 17 I/O Buses and Interfacing to CPU Christos Kozyrakis Stanford University http://eeclass.stanford.edu/ee108b 1 Announcements Remaining deliverables PA2.2. today HW4 on 3/13 Lab4 on 3/19

More information

BLE 1.4 SPI Driver Design Version 1.x (Draft)

BLE 1.4 SPI Driver Design Version 1.x (Draft) BLE 1.4 SPI Driver Design Version 1.x (Draft) Document Number: TBD TABLE OF CONTENTS 1. FUNCTIONAL OVERVIEW... 1 2. DEFINITIONS, ABBREVIATIONS, ACRONYMS... 2 3. REVISION HISTORY... 2 4. SPI INTERFACE...

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF COMPUTER SCIENCE ENGINEERING VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF COMPUTER SCIENCE ENGINEERING EC6504 MICROPROCESSOR AND MICROCONTROLLER YEAR / SEMESTER: II / IV ACADEMIC YEAR: 2015-2016 (EVEN

More information

CS370 Operating Systems

CS370 Operating Systems CS370 Operating Systems Colorado State University Yashwant K Malaiya Spring 2018 Lecture 2 Slides based on Text by Silberschatz, Galvin, Gagne Various sources 1 1 2 What is an Operating System? What is

More information

These three counters can be programmed for either binary or BCD count.

These three counters can be programmed for either binary or BCD count. S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.

More information

AN-1435 APPLICATION NOTE

AN-1435 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Implementing UART Using the ADuCM3027/ADuCM3029 Serial Ports INTRODUCTION

More information

The 8237 DMA Controller: -

The 8237 DMA Controller: - The 8237 DMA Controller: - The 8237 is the LSI controller IC that is widely used to implement the direct memory access (DMA) function in 8088 and 8086 based microcomputer systems. It is available in 40-pin

More information

Errata and Clarifications to the PCI-X Addendum, Revision 1.0a. Update 3/12/01 Rev P

Errata and Clarifications to the PCI-X Addendum, Revision 1.0a. Update 3/12/01 Rev P Errata and Clarifications to the PCI-X Addendum, Revision 1.0a Update 3/12/01 Rev P REVISION REVISION HISTORY DATE P E1a-E6a, C1a-C12a 3/12/01 2 Table of Contents Table of Contents...3 Errata to PCI-X

More information

Freescale Semiconductor, I CPM/CPU INTERACTION

Freescale Semiconductor, I CPM/CPU INTERACTION CPM/CPU INTERACTION Host Commands from CPU Change state of SCC Channel Initialize SCC Channel Consist of microcode routines which change state of microcode or SCC state machine. Buffer Descriptors Give

More information

Interrupts Peter Rounce

Interrupts Peter Rounce Interrupts Peter Rounce P.Rounce@cs.ucl.ac.uk 22/11/2011 11-GC03 Interrupts 1 INTERRUPTS An interrupt is a signal to the CPU from hardware external to the CPU that indicates than some event has occured,

More information

Design and Implementation of Generic DMA using Vhdl

Design and Implementation of Generic DMA using Vhdl International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2016 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Anil

More information

Digital IP Cell 8-bit Microcontroller PE80

Digital IP Cell 8-bit Microcontroller PE80 1. Description The is a Z80 compliant processor soft-macro - IP block that can be implemented in digital or mixed signal ASIC designs. The Z80 and its derivatives and clones make up one of the most commonly

More information

RL78 Serial interfaces

RL78 Serial interfaces RL78 Serial interfaces Renesas Electronics 00000-A Introduction Purpose This course provides an introduction to the RL78 serial interface architecture. In detail the different serial interfaces and their

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information