Teledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing
|
|
- Irene Shelton
- 6 years ago
- Views:
Transcription
1 Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without limitation, any expressed or implied warranty of non-infringement, merchantability or fitness for a particular purpose. In no event shall VESA or any member of VESA be liable for any direct, indirect, special, exemplary, punitive, or consequential damages, including, without limitation, lost profits, even if advised of the possibility of such damages. This material is provided for reference only. VESA does not endorse any vendor s equipment, including equipment outlined in this document. DisplayPort Test Implementation Group 1 Teledyne LeCroy MOI Draft1
2 TABLE OF CONTENTS Teledyne LeCroy MODIFICATION RECORD 3 REFERENCES 5 ACKNOWLEDGEMENTS 5 List of Figures 6 Source PHY Tests (CTS1.2b Section 3) 7 1. Introduction 7 2. Test Pre-test Procedures 7 3. PHY CTS 1.2b Source Testing Overview EYE Diagram Testing Non Pre-Emphasis Level Verification Testing Pre-Emphasis Level Verification and Maximum Differential Pk-Pk Output Voltage Inter-Pair Skew Test Non ISI Jitter Total Jitter (TJ) and Random Jitter (RJ/DJ) Main Link Frequency Spread Spectrum Modulation Frequency (if DUT supports SSC) Spread Spectrum Modulation Deviation (if DUT supports SSC) Dual-mode TMDS Clock (if DUT supports Dual-mode) Dual-mode EYE Diagram (if DUT supports Dual-mode) 7 4. Test Objective 8 5. Test Conditions 8 6. Required Equipment for PHY CTS 1.2b Source Testing LeCroy Oscilloscope (13 GHz or above for testing of all bit rates.) Software Option Requirements QualiPHY DP Automation SW VESA Approved Test Fixtures Unigraf DPR DP Source Test Setup Connecting to the DUT for testing (Referring to Figure 6) Running the DisplayPort Compliance Tests RBR/HBR/HBR2 Measurements RBR/HBR/HBR2 Measurements if the DUT supports Automation RBR/HBR/HBR2 Measurements without Automation Running Compliance Testing with automation and a switch matrix Viewing, Saving and Reporting RBR/HBR/HBR2 Compliance Test Results Viewing RBR/HBR/HBR2 Compliance Test Results Dual Mode Measurements (For DUTs that support Dual-Mode) Connecting to the DUT for testing (Referring to Figure 8) Dual Mode (DP++) Connection Diagram Dual Mode (DP++) Test Procedure Saving Dual Mode Test Results Manchester AUX Channel EYE Test Manchester AUX Channel EYE Test Connection Diagram Manchester AUX Channel EYE Test Connection Procedure Saving AUX Channel EYE Test Results. 26 DisplayPort Test Implementation Group 2 Teledyne LeCroy MOI Draft1
3 MODIFICATION RECORD April 5, 2016 Updated images to match latest version (8.0.0.x) of the QualiPHY compliance test script February 10 th, 2015 Draft 1 Initial Draft Submitted to VESA Test Implementation Group DisplayPort Test Implementation Group 3 Teledyne LeCroy MOI Draft1
4 INTRODUCTION This Method of Implementation describes the procedures to perform the DP Source tests as required by the VESA DisplayPort Logo Compliance Program using the Teledyne LeCroy SDA 8 Zi-A Series Serial Data Analyzer Oscilloscopes (or equivalent) by Teledyne LeCroy in conformance with the DP1.2b PHY Compliance Test Specification (CTS). Source tests are required to qualify a Source product or silicon building block for Logo certification and listing on the DP Integrators List. Formally, each test description in the CTS contains the following sections: Test Objective Interoperability statement Test conditions Measurement requirements and Pass/fail criteria This MOI reduces the CTS test description to practice using the specified test equipment and procedures. DisplayPort Test Implementation Group 4 Teledyne LeCroy MOI Draft1
5 REFERENCES The following documents are referenced in this text: VESA DP PHY CTS Revision 1.2b November 26 th, 2012 This document is available to VESA members via the VESA workzone. ACKNOWLEDGEMENTS The people have contributed to the creation and maintenance of this document: Mike Engbretson (Author/Editor) Granite River Labs (GRL), Inc. Alan Blankman (Contributor) Teledyne LeCroy Inc. Please send feedback on this document to or contact TeledyneLeCroy s Customer Care Center at 800-5LECROY. DisplayPort Test Implementation Group 5 Teledyne LeCroy MOI Draft1
6 List of Figures Figure 1: Teledyne LeCroy SDA 8 Zi-A Series, or WaveMaster 8Zi-A series with SDAIII or SDAIII-LinQ and QPHY-DP option Figure 2: QualiPHY DisplayPort Software Figure 3: Wilder DP Plug Adapters with 6-pin Low Speed Connectors Figure 4: LUXSHARE-ICT DP Plug Adaptors Figure 5: AUX Channel Controller Examples Figure 6: DUT Connection Example for DP Testing Figure 7: Running the DP Compliance Application Figure 8: Configuration Menu Selection Figure 9: Configuration Menu Figure 10: Test Selection Menu Figure 11: Variable Setup Menu Figure 12: Start the Tests Figure 13: Enable Automation Unchecked for Manual DUT Control Figure 14: Configuring for 4 Lane testing using Switch Matrix Figure 15: 4 Lane test setup using Switch Matrix Figure 16: Report Generator Window Figure 17: Report Generator Selection Figure 18: Wilder AUX Control Board used for Dual Mode Testing Figure 19: Dual Mode (DP++) Connection Diagram Figure 20: Dual Mode Tests Selection Figure 21: Starting Dual Mode Tests Figure 22: Manchester AUX Channel EYE Setup Figure 23: Manchester AUX Channel EYE Test Selection Figure 24: Starting Manchester AUX Channel EYE Tests DisplayPort Test Implementation Group 6 Teledyne LeCroy MOI Draft1
7 Source PHY Tests (CTS1.2b Section 3) 1. Introduction This MOI (Method of Implementation) provides the test procedures for testing DisplayPort Source to the DP 1.2b Compliance Test Specification (CTS). The purpose of the document is to provide the approved test equipment, test connections and setup, and procedures for the DP1.2 compliance program. Review and approval of compliance test procedures for DisplayPort is the responsibility of the VESA Test Implementation Subgroup. The test procedures in this document are only the Normative (or required) tests in the DP 1.2b CTS. For informational tests, refer to the test equipment vendor s documentation. 2. Test Pre-test Procedures Prior to making any measurements, the following steps must be taken to assure accurate measurements: Allow a minimum of 20 minutes warm-up time for oscilloscope. Teledyne LeCroy oscilloscope calibrations are valid over a specific temperature range even after a power cycle so the oscilloscope does not have to be re-calibrated before every test device or every day. If using probes, perform the probe calibration defined for the specific probes being used. Make sure you use a torque wrench to make all SMA connections. 3. PHY CTS 1.2b Source Testing Overview This section describes the procedure for testing the DisplayPort Source electrical parameters. This testing is required for all ports on a device under test. The DP electrical parameters are as specified by Section 3 of the PHY CTS 1.2b. The CTS is available to VESA members at Teledyne LeCroy offers probing and automation software used for testing DisplayPort, which is used for this procedure. This document covers the following normative PHY CTS 1.2b tests. (Note that version x of the compliance test software described in this document also performs measurements for the informative tests, 3.5 and 3.10, and measurements on HBR3 signals that as of the publication date of this document are not yet covered by an official compliance test specification.) 3.1. EYE Diagram Testing 3.2. Non Pre-Emphasis Level Verification Testing 3.3. Pre-Emphasis Level Verification and Maximum Differential Pk-Pk Output Voltage 3.4. Inter-Pair Skew Test Non ISI Jitter Total Jitter (TJ) and Random Jitter (RJ/DJ) Main Link Frequency Spread Spectrum Modulation Frequency (if DUT supports SSC) Spread Spectrum Modulation Deviation (if DUT supports SSC) Dual-mode TMDS Clock (if DUT supports Dual-mode) Dual-mode EYE Diagram (if DUT supports Dual-mode) 8.1. AUX Manchester Channel EYE Test DisplayPort Test Implementation Group 7 Teledyne LeCroy MOI Draft1
8 4. Test Objective Refer to the DisplayPort PHY CTS 1.2b for detailed test objectives for each test. Each section of the CTS links back to the DisplayPort 1.2a Standard. 5. Test Conditions The PHY CTS describes in detail the test requirements and algorithms required for meeting the specification. The following table summarizes the test conditions for the tests in the PHY CTS. Test ID RBR (1.62Gb/s) HBR (2.7Gb/s) HBR2 (5.4Gb/s) 3.1 Eye Diagram Test Test Point TP2 TP2 TP3_Eq Pattern PRBS-7 PRBS Bit HBR2 Compliance Eye Pattern Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 Provided by DUT Owner for Passing Condition SW Channel NA NA 0 Length & Worst Case SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.2 Non-Pre-Emphasis Level Test Point TP2 TP2 TP2 Pattern PRBS-7 PRBS-7 80 Bit PLTPAT Swing/Pre-Emphasis /PostCursor2 All/0/0 All/0/0 All/0/0 SSC Both On/Off if DUT Supports Both On/Off if DUT Supports Both On/Off if DUT Supports Pre-Emphasis Level Maximum Differential Pk-Pk Output Voltage Test Point TP2 TP2 TP2 Pattern PRBS-7 PRBS-7 80 Bit PLTPAT Swing/Pre-Emphasis /PostCursor2 All/All/0 All/All/0 All/All/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.4 Inter-pair Skew Bit Rate Highest Bit Rate Supported Test Point TP2 Pattern PRBS-7 or DUT dependent custom pattern Swing/Pre-Emphasis /PostCursor2 2/0/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.11 Non-ISI Jitter Test Point TP2 TP2 NA Pattern PRBS-7 PRBS-7 NA Swing/Pre-Emphasis /PostCursor2 All/0/0 All/0/0 NA SSC On and Off if DUT Supports On and Off if DUT Supports NA Total (TJ) and Deterministic (DJ) Jitter Test Point TP2 TP2 TP3_Eq Pattern PRBS-7 PRBS Bit HBR2 Compliance Eye Pattern DisplayPort Test Implementation Group 8 Teledyne LeCroy MOI Draft1
9 Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 Provided by DUT Owner for Passing Condition SW Channel NA NA 0 Length & Worst Case SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports HBR2 D10.2 TJ/RJ/DJ Test Point NA NA TP3_Eq Pattern NA NA D10.2 Swing/Pre-Emphasis /PostCursor2 NA NA NA SW Channel NA NA 0 Length & Worst Case SSC NA NA On and Off if DUT Supports 3.14 Main Link Frequency Test Point TP2 TP2 TP2 Pattern D10.2 D10.2 D10.2 Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 2/0/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.15 SSC Modulation Frequency NA if SSC not supported NA if SSC not supported NA if SSC not supported 3.16 SSC Modulation Deviation Test Point TP2 TP2 TP3_Eq Pattern D10.2 D10.2 D10.2 Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 2/0/0 SSC On On On 3.18 Dual Mode TMDS Clock 3.19 Dual Mode Eye Diagram Test Point TP2 Pattern TMDS (Random Output) TMDS Clock Rate MHz Table 1 1.2b PHY CTS Source Test Conditions 6. Required Equipment for PHY CTS 1.2b Source Testing The following equipment is required for DisplayPort Source Testing: 1 ea. Teledyne LeCroy WaveMaster 8 Zi-A or SDA 8 Zi-A Oscilloscope (13GHz and above for all tests, 8GHz for RBR and HBR tests) with the following software: o QualiPHY DisplayPort Compliance Test Software 4 ea. SMA Cables (See Section 6.3) o Alternatively, lanes can be tested one or two at a time using 12 SMA cables automated with the Mini-Circuits model USB-4SPDT-A18 RF switch matrix. 1 ea. Wilder, Luxshare-ICT, or equivalent VESA approved DP Test Adapter. o Note: If the DUT supports Dual Mode, then a 6-pin Low Speed Connector is required on the fixture. For Example: Wilder DPI-TPA-P Adapter. This will be used for Dual Mode testing later in this MOI. If Automating Source Testing through AUX Control, use the following. Alternatively, the DUT s Source settings can be set manually. o 1 ea. DP AUX Adapter Board (Wilder DPI-TPA-A for example) with: 2 ea. SMA Cables to connect AUX from Test Adapter to AUX Adapter board. (Some adapters include these cables) o 1 ea. Unigraf DPR ea. DP Cable to connect to the DPR-100 to the AUX adapter board 2 ea. High Impedance Probe(For Aux Channel Tests) DisplayPort Test Implementation Group 9 Teledyne LeCroy MOI Draft1
10 6.1. LeCroy Oscilloscope (13 GHz or above for testing of all bit rates.) A WaveMaster 8 Zi-A series or SDA 8 Zi-A series oscilloscope with 13 GHz oscilloscope is required for performing HBR2 tests. If only RBR and HBR tests are performed, an 8 GHz oscilloscope is required Software Option Requirements The oscilloscope needs the following option codes SDA3 or SDA3-LINQ. This is included on SDA 8 Zi-A series oscilloscopes, but not on WaveMaster 8 Zi-Z. The part number to enable SDA3 option is WM8ZI-SDAIII, which enables single-lane serial data analysis testing. WM8ZI-SDAIII-LINQ can be used, which enables 4 lanes of analysis. EYEDR2. This is required for HBR Worst Case tests. It is not included standard. MANCHESTER-BUS. This enables the Manchester decoder option, which is required for AUX Channel tests. Figure 1: Teledyne LeCroy SDA 8 Zi-A Series, or WaveMaster 8Zi-A series with SDAIII or SDAIII-LinQ and QPHY-DP option 6.3. QualiPHY DP Automation SW The QualiPHY-DisplayPort SW automates all the measurements in the PHY CTS. In two port TBT devices, Reduced Bit Rate (RBR 1.62Gb/s), High Bit Rate (HBR 2.7Gb/s), and High Bit Rate 2 (HBR2 5.4Gb/s). The initial released version of the DP script is DisplayPort Test Implementation Group 10 Teledyne LeCroy MOI Draft1
11 6.4. VESA Approved Test Fixtures Figure 2: QualiPHY DisplayPort Software The following diagram shows approved test fixtures for DP Source testing as of the writing of this document. Refer to the following website for a full list of approved fixtures: Approved Mini-DP Fixtures: Wilder: mdp-tpa-p or RevA DPI-TPA-P with DPI-TPA-A Aux Control Board LUXSHARE-ICT: mdp-tpa-p-5 Approved Standard DP Fixtures: Wilder: DP-TPA-P or RevA mdpi-tpa-p with DPI-TPA-A Aux Control Board LUXSHARE-ICT: DP-TPA-P-5 DisplayPort Test Implementation Group 11 Teledyne LeCroy MOI Draft1
12 Figure 3: Wilder DP Plug Adapters with 6-pin Low Speed Connectors mdp-tpa-p-5 DP-TPA-P Unigraf DPR-100 Figure 4: LUXSHARE-ICT DP Plug Adaptors 7. DP Source Test Setup Figure 5: AUX Channel Controller Examples The following diagram shows the connections for mdp DUT, Fixture, Oscilloscope, and AUX Channel controller for automated testing for simultaneous connection of four channels. Connection for standard DP testing will follow the same connection diagram only with the appropriate adapter. DisplayPort Test Implementation Group 12 Teledyne LeCroy MOI Draft1
13 Figure 6: DUT Connection Example for DP Testing 8. Connecting to the DUT for testing (Referring to Figure 6) 1. Plug X6 Sideband connector from DP Test Adapter (Wilder as an example) into the AUX Adapter board. 2. Connect SMA Cables from the AUX connections on the Test Adaptor to the AUX connections on the AUX Adapter board. 3. Connect the AUX Adapter board to the DP AUX Controller using a standard DP Cable. 4. Connect AUX Controller (DPR-100 as example) to Oscilloscope using a standard USB Cable. Ensure that the driver for the AUX Controller is installed on the oscilloscope s Windows OS. 5. Connect the SMA pairs on the DP test adapter to Scope channels 6. Ensure the DUT is powered. 9. Running the DisplayPort Compliance Tests The following is the recommended test flow for a 2 lane Source that supports all Swing and Pre- Emphasis Levels. The testing is broken up into the following two sub-sections. 1. RBR/HBR/HBR2 Measurements this section takes advantage of the DPCD Control over the AUX channel to capture all waveforms and performs all the required tests for RBR and HBR. It also describes the test procedure if the DUT does not support automation. 2. Dual Mode Measurements this section describes how to put the DUT in a TMDS signaling mode at the proper resolution in order to make the Dual Mode (DP++) compliance measurements. DisplayPort Test Implementation Group 13 Teledyne LeCroy MOI Draft1
14 9.1. RBR/HBR/HBR2 Measurements This section takes advantage of the DPCD Control over the AUX channel to capture all waveforms and performs all the required tests for RBR and HBR. It is highly desirable to perform these tests with automation due to the number of test conditions that need to be performed. Full automation reduces an engineer s time to execute and removes human error from the DUT setup during testing. However, not all sources support full automation. Thus, both automated and non-automated procedures are outlined below RBR/HBR/HBR2 Measurements if the DUT supports Automation If using full automation, execute the RBR/HBR tests as follows: 1. Start DisplayPort App from LeCroy QualiPHY Framework Figure 7: Running the DP Compliance Application 2. Click Edit/View Configuration to select a Template: DisplayPort Test Implementation Group 14 Teledyne LeCroy MOI Draft1
15 Figure 8: Configuration Menu Selection Figure 9: Configuration Menu 3. Go to Test Selector Tab and select all Main Link, AUX and DP Alt mode tests to perform: DisplayPort Test Implementation Group 15 Teledyne LeCroy MOI Draft1
16 Figure 10: Test Selection Menu 4. Next, go to variable setup tab. 5. To setup Automation using DPR-100: - Scroll to the TX Automation folder and change Tx Automation to DPR Key in the 40 digit key from label on DPR-100 to DPR License Key field. (Note: if the DPR-100 does not include the label, contact Unigraf to purchase a license.) - Enter the COM PORT number for DPR-100 COM Port, which can be found in Device Manager. DisplayPort Test Implementation Group 16 Teledyne LeCroy MOI Draft1
17 6. Close the dialog and hit the Start button Figure 11: Variable Setup Menu Figure 12: Start the Tests RBR/HBR/HBR2 Measurements without Automation If using DUT vendor specific tool for controlling Data Rate, Swing, and Pre-Emphasis Levels, follow this procedure: 1. Follow all the steps in the previous section with the exception of Step 5. In the Variable Setup tab, change Tx Automation to None DisplayPort Test Implementation Group 17 Teledyne LeCroy MOI Draft1
18 Figure 13: Enable Automation Unchecked for Manual DUT Control 2. When running without automation, the DisplayPort SW will prompt you with DisplayPort DUT Settings dialogs when a DUT change needs to occur. 3. Set DisplayPort DUT s Bit rate, Swing, Pre-emphasis, PostCursor2, Test Pattern, and SSC values as requested in the application. 4. After entering the proper setting on the DUT Control SW, Press OK on the application. 5. After the first set of waveforms are captured and analyzed on all channels, another DisplayPort DUT Settings dialog will appear asking you to setup the DUT for the next waveform. 6. Alternate between the DUT Control SW and the LeCroy dialog until all requested waveforms are captured and analyzed. It will take approximately half a day to capture and analyze all waveforms needed for RBR/HBR/HBR2 Compliance. 7. Continue to Section to save and report results Running Compliance Testing with automation and a switch matrix If using a switch matrix, all four channels can be tested with the same setup. In the Variables dialog shown below, (Lane Setup folder), select Number of Lanes = 4. The DUT Configuration Menu and Test Setup using a switch matrix is shown below. The switch is a 4 x 2-to-1 switch..named A,B,C,D with the following connections: A is paired with lane0+ and Lane2+ B is paired with lane0- and lane2- C is paired with lane1+ and Lane3+ D is paired with Lane1- and Lane3- Note: that when using this configuration that Lane0/Lane1 and Lane2/Lane3 Interpair Skew can be measured directly, however Lane0/Lane2 Skew can be derived by the following equation: lane0/lane2 Interpair Skew = lane0/lane1 Skew + lane1/lane2 Skew. DisplayPort Test Implementation Group 18 Teledyne LeCroy MOI Draft1
19 Figure 14: Configuring for 4 Lane testing using Switch Matrix Figure 15: 4 Lane test setup using Switch Matrix DisplayPort Test Implementation Group 19 Teledyne LeCroy MOI Draft1
20 Viewing, Saving and Reporting RBR/HBR/HBR2 Compliance Test Results All collected results must be stored and archived for references and reporting results for the VESA Compliance program Viewing RBR/HBR/HBR2 Compliance Test Results 1. When all tests are completed, the report will be saved to the pre-selected format of your choice. Figure 16: Report Generator Window 2. Report Generator can also be brought up from main QualiPHY Window: o o Click General Setup Go to Report Tab and Click Report Generator DisplayPort Test Implementation Group 20 Teledyne LeCroy MOI Draft1
21 Figure 17: Report Generator Selection DisplayPort Test Implementation Group 21 Teledyne LeCroy MOI Draft1
22 9.2. Dual Mode Measurements (For DUTs that support Dual-Mode) This section describes the procedure for running Dual Mode Display Port (DP++) tests as called out in Sections 3.18 and 3.19 of the DP1.2b CTS. This procedure is implemented using the same setup as in Figure8 with a fixture that is configured for Dual Mode testing Connecting to the DUT for testing (Referring to Figure 8) In this example, the Wilder AUX adapter needs to be changed to the correct jumper settings for Dual Mode testing. The following figure shows the correct jumper settings. Wilder AUX Controller Board Dual Mode Test Jumper Location Figure 18: Wilder AUX Control Board used for Dual Mode Testing Dual Mode (DP++) Connection Diagram Figure 19: Dual Mode (DP++) Connection Diagram DisplayPort Test Implementation Group 22 Teledyne LeCroy MOI Draft1
23 Dual Mode (DP++) Test Procedure The following procedure is to be used for Dual Mode testing. 1. Follow same procedure as 9.1 to bring up DisplayPort Application from QualiPHY Framework but make sure you select Dual Mode Tests from Test Selector Tab: Figure 20: Dual Mode Tests Selection 2. Close the dialog and hit the Start button. DisplayPort Test Implementation Group 23 Teledyne LeCroy MOI Draft1
24 Saving Dual Mode Test Results. Figure 21: Starting Dual Mode Tests Refer to Section on details of saving the project and report results. DisplayPort Test Implementation Group 24 Teledyne LeCroy MOI Draft1
25 9.3. Manchester AUX Channel EYE Test Manchester AUX Channel EYE Test Connection Diagram Figure 22: Manchester AUX Channel EYE Setup Manchester AUX Channel EYE Test Connection Procedure The following procedure is to be used for Manchester AUX Channel EYE testing. 1. Follow same procedure as 9.1 to bring up DisplayPort Application from QualiPHY Framework but make sure you select AUX Channel Test from Test Selector Tab: DisplayPort Test Implementation Group 25 Teledyne LeCroy MOI Draft1
26 Figure 23: Manchester AUX Channel EYE Test Selection 2. Close the dialog and hit the Start button. Figure 24: Starting Manchester AUX Channel EYE Tests Saving AUX Channel EYE Test Results. Refer to Section on details of saving the project and report results. DisplayPort Test Implementation Group 26 Teledyne LeCroy MOI Draft1
DisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationDisplayPort Compliance Test Update
DisplayPort Compliance Test Update Katsuhiro Watanabe Granite River Labs kwatanabe@graniteriverlabs.com Agenda DP/DPC 1.4 Compliance Test DP 1.4 up-to-date requirements DP/DPC 1.4 Electrical Test Method
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationDisplayPort Solutions-Customer Presentation
DisplayPort Solutions-Customer Presentation DisplayPort 1.2 Spec Update Agenda DisplayPort 1.2 Overview DisplayPort Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview for DP1.2
More informationKeysight N5990A-155 Display Port. User Guide
Keysight N5990A-155 Display Port User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationTest Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW
Test Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW Adds DP++ Clock jitter and eye diagram tests as per DP1.2b CTS Adds DP-AUX Manchester Channel Eye Diagram
More informationDisplayPort 1.4 and Type-C Compliance/Debug Solution
DisplayPort 1.4 and Type-C Compliance/Debug Solution Optional signal validation helps to detect anomalies quickly in the signal Reports available in mht, pdf and csv formats for advanced data analysis
More informationDisplayPort 1.2 Automated Conformance Test Solutions
DisplayPort 1.2 Automated Conformance Test Solutions DP12, DP-AUX Datasheet Applications DisplayPort Debug, Characterization, and Compliance for: Silicon Validation Computer System Validation and Integration
More informationKeysight Technologies U7232B/U7232C DisplayPort Electrical Performance Validation and Compliance Software
Keysight Technologies U7232B/U7232C DisplayPort Electrical Performance Validation and Compliance Software For Infiniium Series Oscilloscopes Data Sheet DisplayPort compliance software helps you do the
More informationQPHY-PCIE3 Operator s Manual
QPHY-PCIE3 Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000, Fax:
More informationQPHY-PCIE (Gen1 and Gen2) Operator s Manual
QPHY-PCIE (Gen1 and Gen2) Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845)
More informationKeysight U7232E DisplayPort Electrical Performance Validation and Compliance Software
Keysight U7232E DisplayPort Electrical Performance Validation and Compliance Software For Infiniium Series Oscilloscopes Data Sheet 02 Keysight U7232E DisplayPort Electrical Performance Validation and
More informationQPHY-10GBase-KR Operator s Manual
QPHY-10GBase-KR Operator s Manual Revision A May, 2014 Relating to the following release versions: Software Version Rev. 7.3.x.x Script 10GBase-KR.IRT Style Sheet Rev. 1.2 700 Chestnut Ridge Road Chestnut
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationQPHY-USB3.1-TX-RX. Instruction Manual
QPHY-USB3.1-TX-RX USB3.1 Serial Data Compliance Software Instruction Manual Revision A November, 2017 Related to version: XStreamDSO 8.5.x.x. QualiPHY 8.5.x.x. 700 Chestnut Ridge Road Chestnut Ridge, NY,
More informationType-C Technologies and Solutions
Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationJitter Basics Lab Using SDAIII & Jitter Sim
Jitter Basics Lab Using SDAIII & Jitter Sim TUTORIAL August 1, 2012 Summary JitterSim is a math function, enabled by the Serial Data Analysis option, which allows various aspects of jitter to be simulated
More informationAddressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰
Addressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰 2016/06/15 Francis Liu Sr. Project Manager Gary Hsiao Project Manager 索取技術白皮書 Topics Today Page
More informationInfiniBand Trade Association
InfiniBand Trade Association Revision 1.06 4/11/2017 IBTA VNA MOI for FDR and EDR Cable Tests This material is provided for reference only. The InfiniBand Trade Association does not endorse the vendors
More information新一代顯示介面之驗證與測試. Brian Chen 太克科技應用工程師
新一代顯示介面之驗證與測試 Brian Chen 太克科技應用工程師 Agenda HDMI Overview and updates MHL Overview and updates DP overview and updates Tektronix Solution overview Additional resources HDMI High Definition Multimedia Interface
More informationPCI Express Signal Quality Test Methodology
PCI Express Signal Quality Test Methodology Users Guide LeCroy SDA 6000 October 2003 Revision 0.7 Document Number: XXXX DISCLAIMER OF WARRANTIES THIS SPECIFICATION IS PROVIDED AS IS AND WITH NO WARRANTIES
More informationKeysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software
Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N6468A SFP+ Electrical Performance Validation and Conformance
More informationQPHY-PCIE3-TX-RX Operator s Manual
QPHY-PCIE3-TX-RX Operator s Manual Revision C November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000,
More informationInfiniBand Trade Association
InfiniBand Trade Association Revision 1.02 4/11/2017 IBTA 32 Port VNA MOI for FDR and EDR Cable Tests This material is provided for reference only. The InfiniBand Trade Association does not endorse the
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 July 26, 2007 Serial ATA Interoperability Program Revision 1.1 SyntheSys Research, Inc. MOI, Method of Implementation, for PHY
More information泰克 2014 年春季创新论坛 数字高清接口 HDMI2.0/DP1.2 的测试挑战以及解决方案
泰克 2014 年春季创新论坛 数字高清接口 HDMI2.0/DP1.2 的测试挑战以及解决方案 Agenda HDMI Overview and updates HDMI 2.0 Solution HDMI2.0 Source Testing HDMI2.0 Sink Testing DisplayPort 1.2 Overview DisplayPort Transmitter Testing
More informationAgilent N5394A DVI Electrical Performance Validation and Compliance Software
Agilent N5394A DVI Electrical Performance Validation and Compliance Software Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2008 No part of this
More informationSerial ATA International Organization
Serial ATA International Organization Revision 1.0 27 July 2006 Serial ATA Interoperability Program Digital MOI for LeCroy SATracer Bus Analyzer This document is provided "AS IS" and without any warranty
More informationHDMI Solution. U N Vasudev - Strategic Product Planner
HDMI Solution U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates Additional resources HDMI High Definition Multimedia Interface HDMI 2.0 Testing Customer presentation
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationQPHY-SFI. Instruction Manual
QPHY-SFI SFI Serial Data Compliance Software Instruction Manual Revision C November, 2017 Relating to: XStreamDSO v.8.5.x.x and later QualiPHY v.8.5.x.x and later 700 Chestnut Ridge Road Chestnut Ridge,
More informationComprehensive USB 3.1 Test Suite
Comprehensive USB 3.0 Test Suite Comprehensive USB 3.1 Test Suite Key Features Single vendor solution for the full range of USB 3.1 tests Fully automated Transmitter and Receiver testing Transmitter Testing
More informationThunderbolt over Type-C Overcoming Test Challenges
Thunderbolt over Type-C Challenges Juliana Fabricio Freire Keysight Technologies Engenheira de Aplicações juliana.freire@keysight.com June, 2016 Agenda Thunderbolt 3 Overview Measurement Challenges Tx
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationKeysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance
Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance For Infiniium Oscilloscopes Data Sheet 02 Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 4, 2009 Serial ATA Interoperability Program Revision 1.4 SyntheSys Research, Inc. MOI for RSG Tests (using BERTScope 7500B
More informationLeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:
SDA-SAS Software Option Rev 1.1 Featuring LeCroy s Based on Clause 5 PHY Layer Tests from UNH-IOL Operator s Manual April 2006 LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY 10977 6499 Tel:
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationHDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP
HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP Application of ZX200 ZX201 ZX201L HDMI electrical testing Zebax offers high quality HDMI breakout adapters ( aka test boards )
More informationAgilent N5410A Fibre Channel Automated Test Application
Agilent N5410A Fibre Channel Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced
More informationQPHY-MIPI-D-PHY. Instruction Manual
QPHY-MIPI-D-PHY MIPI D-PHY Serial Data Compliance Software Instruction Manual Revision A November, 2017 Relating to: XStreamDSO v.8.5.x.x and later QualiPHY Software v.8.5.x.x and later f 700 Chestnut
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationSerial ATA International Organization
Serial ATA International Organization Revision 1.00RC2 22-June 2006 Serial ATA Interoperability Program Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG & OOB Measurements
More informationSerial ATA International Organization
Serial ATA International Organization Version: 1.0RC 1-Febuarary 2007 Serial ATA Interoperability Program Revision 1.1 Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG
More informationValidating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner
Validating Next Generation HDMI and MHL Interfaces U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates MHL Overview and updates Tektronix Solution overview Additional
More informationUSB Type-C Design Implementations Overview & Test Solution. Seo Dong-Hyun
USB Type-C Design Implementations Overview & Test Solution Seo Dong-Hyun USB Type-C Overview What is the USB Type-C Connector? One connector to rule them all Original USB Industry Drivers Single connector
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationKeysight N5990A Type-C Extension. User Guide
Keysight N5990A Type-C Extension User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationSimplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
More informationDisplayPort * Interposer Test Fixture
DisplayPort * Interposer Test Fixture DPI-P2RP / Plug to Receptacle Fixture: Features: The Interposer allows connection of test equipment to the DisplayPort interface signals. The fixture has been designed
More informationKeysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA
Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C
More informationKeysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes Data Sheet 02 Keysight EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes - Data Sheet Table of Contents
More informationKeysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide
Keysight N5990A-104 Test Automation Software Platform for Thunderbolt User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic
More informationPCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite
Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria
More informationKeysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes. Data Sheet
Keysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5394A DVI Electrical Performance Validation and Compliance
More informationN6468A SFP+ Electrical Performance Validation and Conformance Software
N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet Features The N6468A SFP+ Ethernet electrical test software has several features to simplify
More informationKeysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application
Ihr Spezialist für Mess- und Prüfgeräte Keysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application For Infiniium Oscilloscopes Data Sheet Easy and accurate BroadR-Reach
More informationVirtex-6 FPGA GTX Transceiver OTU1 Electrical Interface
Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationUniversal Serial Bus Implementers Forum Host High-speed Electrical Test Procedure for LeCroy
Universal Serial Bus Implementers Forum Host High-speed Electrical Test Procedure for LeCroy Revision 1.0 Dec. 3, 2003 1 Revision History Rev Date Filename Comments 0.9 (Beta) May-23-2003 Host HS Test
More informationAgilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes
Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes Data Sheet Table of Contents Features...3 Benefits... 4 Easy
More informationQuick Operating Guide & Use Examples
Quick Operating Guide & Use Examples UCD-400 DisplayPort 1.4 Test Device with HBR3 Support 2018-01-02 UCD-400 Versatile Tool for DP 1.4 Users Capture and Source up to 8K@30 & 4K@120 video and audio Test
More informationUnigraf DisplayPort CTS Tools
Unigraf DisplayPort CTS Tools Guide to Product Options Copyright This manual Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written permission of Unigraf Oy is
More informationTekExpress DiiVA Automated Solution
x TekExpress DiiVA Automated Solution ZZZ Quick Start User Manual *P077050800* 077-0508-00 xx TekExpress DiiVA Automated Solution ZZZ Quick Start User Manual www.tektronix.com 077-0508-00 Copyright Tektronix.
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationUSB 3.0 Receiver Compliance Testing
USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationPCI Gen3 (8GT/s) Receiver Test
PCI Gen3 (8GT/s) Receiver Test Tektronix MOI for PCIe Gen3 (8GT/s) Receiver Jitter Tolerance Test (Add-In Card and System) using BSX Series BERTScope Bit Error Tester and BERTScope PCIE3.0 Receiver Testing
More informationquantumdata TM 980 DisplayPort HBR3 Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 8.
quantumdata TM 980 DisplayPort HBR3 Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 8.1Gb/s Link Rates Key Features Run functional tests on DisplayPort displays and
More informationAgilent N5393B PCI Express Automated Test Application
Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced
More informationAgilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes
Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs
More informationTechnical Guide. USB 3.1 xhci-based Certification Platform. USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform.
Technical Guide USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform USB 3.1 xhci-based Certification Platform January 26, 2018 Revision 2.0 About this Document Content Owner Author
More informationUSB Compliance Test Software for Infiniium Oscilloscopes
DATA SHEET USB Compliance Test Software for Infiniium Oscilloscopes N5416A and N5417A Easily Verify USB Electrical Parameters The N5416A USB compliance test software for Infiniium oscilloscopes gives you
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationAgilent N5393C PCI Express Automated Test Application
Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced
More informationTechnical Guide. USB 3.1 xhci-based Certification Platform. USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform.
Technical Guide USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform USB 3.1 xhci-based Certification Platform March 13, 2018 Revision 2.1 About this Document Content Owner Author Approval
More informationAll you need to know about
All you need to know about Summary DP capabilities and interoperatibility DP link components DP Sink components AUX Channel Physical Layer Link Training Link Layer CTS HDCP CTS Unigraf DP products Denicolai
More information802.3cb PMD and Channel. Anthony Calbone 3/14/2016
802.3cb PMD and Channel Anthony Calbone 3/14/2016 Overview The presentation introduces a single link segment for each 2.5 Gb/s and 5 Gb/s for 802.3cb This link segment is described for two different reference
More informationAgilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes Data Sheet Features of the EZJIT Plus software that optimize jitter analysis include: Easy-to-use jitter
More informationSerial ATA International Organization
SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 3, 2010 Serial ATA Interoperability Program Revision 1.3 SyntheSys Research, Inc. MOI for PHY, TSG & OOB Tests (using BERTScope
More informationPCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair
PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test
More informationEffortless Burst Separation
DDR Debug Toolkit Key Features Read/Write burst separation with a push of a button Simultaneous analysis of four different measurement views View up to 10 eye diagrams with mask testing and eye measurements
More informationCompliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC
More informationquantumdata TM 980 DisplayPort Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 5.
quantumdata TM 980 DisplayPort Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 5.4Gb/s Link Rates Key Features Run functional tests on DisplayPort displays and monitors
More informationR&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures
PCIe Compliance Test Test Procedures (=QFñ2) 1333229902 Test Procedures Version 03 This manual describes the PCIe compliance test procedures with the following options: R&S RTO-K81 (1326.0920.02) - PCIe
More informationAgilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief
Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI
More informationKeysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET
Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET Test, Debug and Characterize Your DDR3 and LPDDR3 Designs Quickly and Easily The Keysight
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationUniversal Serial Bus Implementers Forum Hub Hi-Speed Electrical Test Procedure For Yokogawa DL9240/DL9240L/DL6154
Universal Serial Bus Implementers Forum Hub Hi-Speed Electrical Test Procedure For Yokogawa DL9240/DL9240L/DL6154 Revision 2.0 November 29, 2010 Revision History Rev Date Filename Comments 1.0 July-27-2006
More informationDesign Guidelines for Intel FPGA DisplayPort Interface
2018-01-22 Design Guidelines for Intel FPGA DisplayPort Interface AN-745 Subscribe The design guidelines help you implement the Intel FPGA DisplayPort IP core using Intel FPGA devices. These guidelines
More informationADS USB 3.1 Compliance Test Bench
ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation
More informationINTERNATIONAL STANDARD
ISO/IEC 14776-154 INTERNATIONAL STANDARD Edition 1.0 2017-12 colour inside Information technology Small computer system interface (SCSI) Part 154: Serial Attached SCSI - 3 (SAS-3) INTERNATIONAL ELECTROTECHNICAL
More informationDP RefSink CTS Tool User Manual
DisplayPort Reference Sink CTS Tool User Manual DP RefSink CTS Tool User Manual Copyright This manual Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written permission
More informationIEEE b/g/n WiFi Module. Product Specifications
IEEE 802.11 b/g/n WiFi Module Product Specifications Model: M05 Version: 1.3 2010-12-27 Information in this document is subject to change without prior notice. Page 1 of 7 1. Introduction GWF-M05 is a
More informationKeysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software
Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software
More informationAgilent s DisplayPort Solutions
Agilent s DisplayPort Solutions Presentation Agenda Introduction to DisplayPort DisplayPort Technology Compliance Testing in DisplayPort Measurement Tasks in DisplayPort Agilent Engagement Solutions for
More information