DDR4: Designing for Power and Performance
|
|
- Anthony May
- 6 years ago
- Views:
Transcription
1 DDR4: Designing for Power and Performance
2 Agenda Comparison between DDR3 and DDR4 Designing for power DDR4 power savings Designing for performance Creating a data valid window Good layout practices for DDR4 Board debug tools to minimize issues Looking ahead and conclusion 2
3 3 Comparison Between DDR3 and DDR4
4 DRAM Technology Comparison DDR3 DDR4 GDDR5 Voltage 1.5 V / 1.35 V 1.2 V 1.5 V / 1.35 V Strobe Bi-directional differential Bi-directional differential Free-running differential WRITE clock Strobe Configuration Per byte Per byte Per word READ Data Capture Strobe based Strobe based Clock data recovery Data Termination VDDQ/2 VDDQ VDDQ Address/Command Termination VDDQ/2 VDDQ/2 VDDQ Burst Length BC4, 8 BC4, 8 8 Bank Grouping No 4 4 On-Chip Error Detection No Command / address parity CRC for data bus CRC for data bus Configuration x4, x8, x16 x4, x8, x16 x16, x32 Package 78-ball / 96-ball FBGA 78-ball / 96-ball FBGA 170-ball FBGA Data Rate (Mbps/Pin) 800 2,133 1,600 3,200+ 4,000 7,000 Component Density 1 GB 8 GB 2 GB 16 GB 512 MB 2 GB Stacking Options DDP, QDP Up to 8H (128-GB stack); single load No 4
5 5 DDR4 Power Savings
6 DDR4 Power Savings Features DDR4 voltage is 1.2 V (up to 40% savings) Lower voltage than DDR3 (1.5 V) On-die VREF Pseudo-open drain I/Os Manages refreshes (up to 20% savings) Based on temperature New DDR4 low-power auto self-refresh (LPASR) capability Changes refresh rate based on temperature Only refreshes parts of array that is in use Controller must allow fine-granularity refresh based on memory utilization Supports data bus inversion Limits number of signals transitioning, reducing simultaneous switching output (SSO) and saving power 6
7 7 Creating a Data Valid Window
8 Timing Margins Are Shrinking Shrinking Timing Margins in Picoseconds DRAM Margin Package/board / Board Margin Chip Margin Data Valid Window 2,500 Data Valid Window DRAM Margin Package/ Board Margin Chip Margin DDR1 2, DDR DDR DDR DDR1 DDR2 DDR3 DDR4 400 Mbps 3,200 Mbps 8
9
10 Shrinking the Window Even More: DDR4 VREF Training (1/2) DDR4 VREF training Training: sweep VREF setting, find maximum passing window Lump sum of DCD, RX offset, etc. Resolution error is the combination of (VREF, PI, or delay chain) Margin loss calculation VREF step size: from 0.5% VDDQ to 0.8% VDDQ VREF set tolerance: 1.625% or 0.15% Calibration error: 1 step size 0.8% * VDDQ = 0.8% * 1.2V = 9.6 mv Margin loss (due to VREF calibration error) 9.6 mv * 2 / slew_rate = 4.8 ps (assume slew rate = 4 V/ns) Calibration error = half step size Vref Step Size Vref step 0.50% 0.65% 0.80% VDDQ 2 Vref Set Tolerance Vref_set_tol % 0.00% 1.625% VDDQ 3, 4, % 0.00% 0.15% VDDQ 3, 5, 7 10
11 Shrinking the Window Even More: DDR4 VREF Training (2/2) Discussion with JEDEC members RDDR4 specification section 13.4: any DRAM component level variation must be accounted for within the DRAM RX mask. This means that the VREF calibration error is included in VdlVW_total. VREF_DQ internal aligns to VCENT_DQs with training. VCENT_DQs has variation. VREF_DQ training error should increase with this variation and internal voltage noise etc. 11
12 Shrinking the Window Even More: Duty Cycle Error DDR4 specification is +/-2% tck = +/ UI IPD current budget +/-3% tck Margin loss is 4% tck With proper link timing calibration 2% tck margin loss Assume same for read +/-2% +/-2% DQS DQ Timing Parameters by Speed Bin for DDR to DDR Clock Timing Speed DDR DDR DDR Parameter Symbol MIN MAX MIN MAX MIN MAX Units NOTE Minimum Clock Cycle Time (DLL Off Mode) tck (DLL_OFF) nδ 22 Average Clock Period tck (avg) TBD pδ Average High Pulse Width tch (avg) tck (avg) Average Low Pulse Width tcl (avg) tck (avg) 12
13 Shrinking the Window Even More: Calculating the PLL Jitter Current Profile : I(f) PDN Impedance : Z(f) Jitter Sensitivity : S(f) PSRR of PLL: P(f) f f f f Jitter Spectrum J(f) TIE Jitter : j(t) ifft p-p jitter f t ifft I( f ) Z( f ) S( f ) P( f ) = J ( f ) j ( t) TIE 13
14 DDR4 Bank Group Timing Different timing within a group and between groups (tccd, twtr, trrd) Long timing: bank-to-bank within a group Short timing: access to different bank groups Maintain array timing requirements within bank group Maintain speed between different bank groups Bank 2 Bank 3 Bank 2 Bank 3 Bank Group 0 Bank Group 1 Bank 0 Bank 1 Bank 0 Bank 1 Bank 2 Bank 3 Short Timings Long Timings Bank 2 Bank 3 Bank Group 2 Bank 2 Bank 3 Bank Group 3 Bank 0 Bank 1 Bank 0 Bank 1 Bank 0 Bank 1 Bank Group 1 14
15 Calibration Is Critical to Shrinking Margins FPGA Effects External Effects Calibration Effects Calibration Uncertainty Margin (ns) No Margin Without Calibration
16 What is Calibration? Capture Calibration (De-skew) Before de-skew small valid capture window DQs DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 Benefit: Reduce skew between data group More capture margin After de-skew maximize valid capture window DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQs Resync Calibration Benefit: Accurate strobe placement More resync margin DQ0 DQ1 DQ2 DQ3 * * DQ70 DQ Valid data window VT Compensation Data shifts due to VT variations Voltage and temperature tracking Benefit: Dynamic phase adjustment to match shifting data valid window Robust over VT 16
17 High-Level Output Topology CLK DQS OUT1 Delay DQS OUT2 Delay DQS ptap control X+90 phase X phase DQS out dtap1 control DQ OUT1 Delay DQS out dtap2 control DQ OUT2 Delay DQ Calibration knobs DQ out dtap1 control DQ out dtap2 control DQ-out1 and DQ-out2 delay : Control the delay applied to outgoing DQ pins DQS-out1 and DQS-out2 delay : Control the delay applied to outgoing DQS pins Write leveling output : Changes the delay on both DQ and DQS relative to the memory clock-in phase taps 17
18 High-Level Input Topology vfifo control dqs_en ptap control DQS en dtap control VFIFO X phase DQS En Delay DQS DDIOin DQS Enable DQS IN Delay DQS Delay Chain LFIFO DQS in dtap control DQ Lfifo control DQ IN Delay Calibration knobs DQ in dtap control DQ-in delay: Control the delay applied to incoming DQ pins DQS-in delay: Control the delay applied to incoming DQS pins LFIFO : Controls number of cycles after read command that data is read out of the LFIFO DQS-En phase: Control the delay on DQS En in phase taps DQS-En delay: Control the delay on DQS En in dtaps VIFO : Adjusts the delay in cycles applied to controller-provided DQS burst signal to generate DQS enable 18
19 Calibration Stages DQS-enable calibration Calibrate DQS enable (delayed read data valid) relative to DQS Post-amble tracking Track DQS-enable across temperature variation Read data deskew Calibrate DQS relative to read command (read leveling) Calibrate DQ versus DQS (per-bit deskew) for reads LFIFO training Calibrate LFIFO delay cycles (read latency) Write leveling Calibrate DQS and DM to write command (write leveling) Write data deskew Calibrate DQ versus DQS (per-bit deskew) for writes Address/command training (leveling and deskew) Calibrate CS, CAS, RAS, and ODT versus memory clock VREF training (FPGA and memory) Calibrates receiver voltage threshold (for DDR4 with pseudo open drain DQs) Start Wait for PLL/DLL locking Initialize INST/AC ROM for all pins on this Mem Interface Initialize the memory (Mode Registers etc.) Calibrate the Mem Interface All Mem Interfaces calibrated? Y User command found in DPRIO? N User command found in RAM? N Y Y N Process DPRIO user command Process RAM user command Calibration loop User mode loop 19
20 Calibration Is Critical to Shrinking Margins FPGA Effects External Effects Calibration Effects Calibration Uncertainty Margin (ns) No Margin Without Calibration
21 21 Good Layout Practices for DDR4
22 DDR4 Output Driver DDR3 Push-Pull DDR4 Pseudo Open Drain 22 Content Courtesy of Micron
23 Unadjusted, Non-Terminated Data Eye VDD Overshoot VSS Undershoot Jitter 23 Content Courtesy of Micron
24 Terminated Data Eye Overshoot VIHac VIHdc Hi-Ringback Lo-Ringback Vref VILac VILdc Undershoot 24 Content Courtesy of Micron
25 OCT from the Controller Standpoint DQ and CA pins are terminated differently in DDR4 Interface Specification DDR3 DDR4 Density / Speed Voltage (VDD / VDDQ / VPP) 512 Mb ~ 8 GB 1.6 ~ 2.1 Gbps 1.5 V / 1.5 V / NA (1.35 V / 1.35 V / NA) 2 GB ~ 16 GB 1.6 ~ 3.2 Gbps 1.2 V / 1.2 V / 2.5 V VREF External VREF (VDD / 2) Internal VREF (need training) Data I/Os CTT (34 ohm) POD (34 ohm) CMD/ADDR I/Os CTT CTT Strobe Bi-directional / differential Bi-directional / differential Number of banks 8 16 (4 GB) Core Architect Physical Page size (x4 / x8 / x16) 1 KB / 1 KB / 2 KB 512 B / 1 KB / 2 KB Number of prefetch 8 bits 8 bits Added function RESET / ZQ / Dynamic ODT + CRC / DBI / Multi preamble Package type / balls (x4, x8 / x16) 78 / 96 BGA 78 / 96 BGA DIMM type R, LR, U, SoDIMM + ECC SoDIMM DIMM pins 240 (R, LR, U) / 204 (So) 284 (R, LR, U) / 256 (So) 25
26 OCT Calibration Scheme to Support DDR4 OCT can calibrate 2 times with 2 sets of pins (DQ/CA) DQ and CA pins will have 2 different sets of codes in DDR4 DDR4 DDR3 26
27 General Layout Concerns Avoid crossing splits in the power plane SSO on controller collapsed strobes/clocks Separate supplies and/or flip-chip packaging helps Low-pass VREF filtering on controller helps Minimize VREF noise Minimize intersymbol interference (ISI) Minimize crosstalk 27 Content Courtesy of Micron
28 Layout and Termination (1/12) Signal integrity review Importance of transmission line theory Today s clock rates are too fast to ignore Matched impedance line is important for good signaling Mismatched impedance lines result in reflections Termination schemes are used to reduce / eliminate reflections Good power bussing is paramount to reducing SSO SSO reduce voltage and timing margins Decoupling capacitors needs and requirements 28 Content Courtesy of Micron
29 Layout and Termination (2/12) Signal integrity analysis is paramount to developing cost-effective high-speed memory systems Develop timing budget for proof of concept Use models to simulate Board skews are important and should accounted for ISI, crosstalk, VREF noise, path length matching, Cin and RTT mismatch employ industry practices and assumptions Model vias too Eliminate return path discontinuities (RPDs) Minimize SSO affects Difficult to model 29 Content Courtesy of Micron
30 Layout and Termination (3/12) DRAM and controller package parasitics are fixed SSO effects already contained in their specified timings However, these are to test conditions with specific decoupling Power delivery network (PDN) for the controller and DRAM need to be properly designed Lowering power supply inductance minimizes signaling variations between devices Use power and ground planes wherever possible Make all power and ground traces as fat as possible Couple power and ground as much as possible Lowers inductance (mutual effects) 30 Content Courtesy of Micron
31 Layout and Termination (4/12) SSO Timing and noise issues generated due to rapid changes in voltage and current caused by multiple circuits switching simultaneously in the same direction Problems caused by SSO False triggers due to power/ground bounce Reduced timing margin due to SSO induced skew Reduced voltage margin due to power/ground noise Slew rate variation 31 Content Courtesy of Micron
32 Layout and Termination (5/12) Good power bussing is paramount to reducing SSO Reduce L (power delivery effective inductance) Use planes for power and ground distribution Proper routing of power and ground traces to devices Proper use of decoupling capacitance Locate as close as possible to the component pins Reduce di/dt (switching current slew rate) V = L di dt Use the slowest drive edge that will work Use reduced drive strength instead of full drive where possible 32 Content Courtesy of Micron
33 Layout and Termination (6/12) RPDs induce board noise and are difficult to model Splits/holes in reference planes Connector discontinuities Layer changes Avoid RPDs if at all possible Avoid crossing holes/splits in reference plane Route signals so they reference the proper domain Add power/ground vias to board Split Return Path Especially in dense layer-change areas Place decoupling capacitors near connectors Solid Return Path 33 Content Courtesy of Micron
34 Layout and Termination (7/12) VREF noise Induces strobe to data skews and reduces voltage margins Power/ground plane noise Crosstalk Minimize VREF noise Use widest trace practical to route From chip to decoupling capacitor Use large spacing between VREF and neighboring traces 34 Content Courtesy of Micron
35 Layout and Termination (8/12) ISI Occurs when data is random Clocks do not have ISI Multiple bits on the bus at the same time Bus cannot settle from bit #1 before bit #2, etc. Signal edges jitter due to previous bit s energy still on the bus Ringing due to impedance mismatches Low pass structures can cause ISI Minimize ISI Optimize layout Keep board/dimm impedances matched Drive impedance should be same as Zo of transmission line Terminate nets Termination values should be the same as Zo of transmission line Select high-quality connector Matched to board/dimm impedance Low mutual coupling 35 Content Courtesy of Micron
36 Layout and Termination (9/12) Crosstalk Coupling on board, package, and connector from other signals, including RPDs Inductive coupling is typically stronger than capacitive coupling When aggressors fire at the same time as victim (e.g. data-to-data coupling) Victim edge speeds up or slows down, causing jitter When aggressors do not fire at the same time as victim (e.g. data-tocommand/address coupling) Noise couples onto victim at time of aggressor switching 36 Content Courtesy of Micron
37 Layout and Termination (10/12) Minimize crosstalk Keep bits that switch on same clock edge routed together Route data bits next to other data bits; never next to CMD/ADDR bits Isolate sensitive bits (strobes) If need be, route next to signals that rarely switch Separate traces by at least two to three {preferred} conductor widths (more accurately, one would define by trace pitch and height above reference plane) Example: 5-mil trace located 5 mils from a reference plane should have a 15-mil gap to its nearest neighbors to minimize crosstalk Choose a high-quality connector Run traces as stripline (as opposed to microstrip) Not at the cost of additional vias Maintain good references for signals and their return paths Avoid RPDs Keep driver, BD Zo, and ODT selections well matched 37 Content Courtesy of Micron
38 Layout and Termination (11/12) Cin mismatch Differing input capacitances on receiver pins Adds skew to input timings RTT mismatch Termination resistors not at nominal value Internal ODT on data pins have smaller variation than on DDR2 They are calibrated (so is DRAM s Ron) External termination resistor variation must be accounted for Consider one-percent resistors 38 Content Courtesy of Micron
39 Layout and Termination (12/12) High-speed signals must maintain a solid reference plane Reference plane may be either VDD or ground For DDR3 UDIMM systems, the DQ busses are referenced to ground while the ADDR/CMD and clock are referenced to VDD All signals may be referenced to ground if the layout allows Best signaling is obtained when a constant reference plane is maintained If this is not possible try to make the transitions near decoupling capacitors Signal Power Plane Cap Ground Plane Content Courtesy of Micron 39
40 40 Board Debug Tools to Minimize Issues
41 TimeQuest DDR Timing: Read Capture Before calibration Calibrating is the out standard some Calibrating of timing the process to analysis the FPGA variation variations in the (deskew memory + pessimism removal) Errors in the calibration Effects algorithm of temperature and voltage changes on the calibration Total margin after calibration 41
42 EMIF Debug Toolkit Features Reports results of the last calibration to the user Reports interface details, margins observed before calibration, settings made during calibration, and post-calibration margins In the case of a calibration failure, toolkit reports the stage at which calibration failed and the group Provides eye monitor support Provides loopback support Allows user interaction with memory interface Send commands to the memory interface to recalibrate, mask groups and ranks Eye monitor support of data valid window Loopback support for bit error rate (BER) testing 42
43 TimeQuest-Like GUI interface Reports section Tasks section Commands run Shown in console 43
44 On-Chip EMIF Debug Toolkit Core access to calibration data Access same calibration data as the EMIF toolkit, now via FPGA logic Via Avalon Memory-Mapped (Avalon-MM) interface 44
45 45 Looking Ahead and Conclusion
46 Will There Be a DDR5? Very unlikely SI for a parallel bus of 2 GHz and above would be very difficult Timing budget would be consumed in the package PDN noise Package skew Transition to stack memory Hybrid Memory Cube and serialized memory 3D memories integrated into ASICs 46
47 Conclusion DDR4 has many ways to reduce overall system power ~50% lower power than DDR3 at 1.5 V DDR4 is 33% faster than DDR But there are challenges.. Shrinking data valid window Increase signal integrity and power integrity concerns These can be overcome by good controller design Innovative calibration Good ODT Careful board design Good board debug tools 47
48 Thank You
DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim
DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI
More informationArria 10 GX Dev kit 으로 PCI express 와 DDR4 완전정복. 송영규차장 Staff FAE, Altera Korea
Arria 10 GX Dev kit 으로 PCI express 와 DDR4 완전정복 송영규차장 Staff FAE, Altera Korea Module Game Plan PCI EXPRESS OVERVIEW Performance, Productivity, & Features High-Performance DDR4 Interface Introduce DDR4 DDR4
More informationOrganization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10
GENERAL DESCRIPTION The Gigaram is ECC Registered Dual-Die DIMM with 1.25inch (30.00mm) height based on DDR2 technology. DIMMs are available as ECC modules in 256Mx72 (2GByte) organization and density,
More informationHigh-Speed DDR4 Memory Designs and Power Integrity Analysis
High-Speed DDR4 Memory Designs and Power Integrity Analysis Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 PCB Complexity is Accelerating Use of Advanced Technologies
More information2GB DDR3 SDRAM SODIMM with SPD
2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps
More informationRML1531MH48D8F-667A. Ver1.0/Oct,05 1/8
DESCRIPTION The Ramaxel RML1531MH48D8F memory module family are low profile Unbuffered DIMM modules with 30.48mm height based DDR2 technology. DIMMs are available as ECC (x72) modules. The module family
More information2GB DDR3 SDRAM 72bit SO-DIMM
2GB 72bit SO-DIMM Speed Max CAS Component Number of Part Number Bandwidth Density Organization Grade Frequency Latency Composition Rank 78.A2GCF.AF10C 10.6GB/sec 1333Mbps 666MHz CL9 2GB 256Mx72 256Mx8
More information4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD
4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition 78.B1GE3.AFF0C 12.8GB/sec 1600Mbps
More informationDesigning High-Speed Memory Subsystem DDR. using. Cuong Nguyen. Field Application Engineer
Designing High-Speed Memory Subsystem using DDR Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 Your Design for Excellence Partner Since 1997 EDA Direct has helped
More informationLE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL
LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC4-2133 CL 15-15-15 General Description This Legacy device is a JEDEC standard unbuffered SO-DIMM module, based on CMOS DDR4 SDRAM technology,
More informationTechnical Note LPSDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips
Introduction Technical Note LPSDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips Introduction Background Low-power (LP) SDRAM, including both low-power double data rate (LPDDR) and
More informationSDRAM DDR3 256MX8 ½ Density Device Technical Note
SDRAM DDR3 256MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the SGG128M8V79DG8GQF-15E DDR3 SDRAM device is configured and tested as a 1Gb device. This
More informationSDRAM DDR3 512MX8 ½ Density Device Technical Note
SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the PRN256M8V90BG8RGF-125 DDR3 SDRAM device operates and is configured as a 2Gb device. Addressing
More informationSDRAM DDR3 512MX8 ½ Density Device Technical Note
SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the XAA512M8V90BG8RGF-SSWO and SSW1 DDR3 SDRAM device is configured and tested as a 2Gb device.
More informationSC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits)
SC64G1A08 DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) General Description The ADATA s SC64G1A08 is a 128Mx64 bits 1GB(1024MB) DDR3-1600(CL7) SDRAM XMP (ver 2.0) memory module, The
More informationADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits)
General Description ADQVD1B16 DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) The ADATA s ADQVD1B16 is a 256Mx64 bits 2GB(2048MB) DDR2-800(CL4) SDRAM EPP memory module, The SPD is programmed to
More informationTechnical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction
Introduction Technical Note ONFI 4.0 Design Guide Introduction The ONFI 4.0 specification enables high data rates of 667 MT/s and 800 MT/s. These high data rates, along with lower input/output capacitance,
More informationTechnical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics
Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer
More informationADATA Technology Corp. DDR3-1333(CL9) 204-Pin ECC SO-DIMM 2GB (256M x 72-bit)
ADATA Technology Corp. Memory Module Data Sheet 2GB (256M x 72-bit) Version 0.0 Document Number : R11-0852 1 Revision History Version Changes Page Date 0.0 - Initial release - 2012/3/14 2 Table of Contents
More informationOrganization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10
GENERAL DESCRIPTION The Gigaram GR2DR4BD-E4GBXXXVLP is a 512M bit x 72 DDDR2 SDRAM high density ECC REGISTERED DIMM. The GR2DR4BD-E4GBXXXVLP consists of eighteen CMOS 512M x 4 STACKED DDR2 SDRAMs for 4GB
More information204Pin DDR3L 1.35V 1600 SO-DIMM 8GB Based on 512Mx8 AQD-SD3L8GN16-MGI. Advantech. AQD-SD3L8GN16-MGI Datasheet. Rev
Advantech Datasheet Rev. 0.0 2017-01-05 1 Description is a DDR3L 1600Mbps SO-DIMM high-speed, memory module that use 16pcs of 1024Mx 64 bits DDR3L SDRAM in FBGA package and a 2K bits serial EEPROM on a
More informationAPPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0031 PCB PART NO. :
Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90003-T0031 ISSUE DATE MODULE PART NO. : July-28-2011 : 78.02GC6.AF0 PCB PART NO. : 48.18220.090 IC Brand DESCRIPTION : Hynix : DDR3
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationExternal Memory Interfaces Intel Arria 10 FPGA IP User Guide
External Memory Interfaces Intel Arria 10 FPGA IP User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. External
More informationSamsung Memory DDR4 SDRAM
Samsung Memory SDRAM The new generation of high-performance, power-efficient memory that delivers great reliability for enterprise applications 205 Samsung Electronics Co. Brochure An optimized memory
More informationADATA Technology Corp. DDR3-1333(CL9) 240-Pin R-DIMM 8GB (1024M x 72-bit)
ADATA Technology Corp. Memory Module Data Sheet DDR3-1333(CL9) 240-Pin R-DIMM 8GB (1024M x 72-bit) Version 1.0 Document Number : R11-0846 1 Revision History Version Changes Page Date 0.0 - Initial release
More informationDDR2 SDRAM UDIMM MT8HTF12864AZ 1GB
Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory
More informationIntel Stratix 10 External Memory Interfaces IP User Guide
Intel Stratix 10 External Memory Interfaces IP User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix
More informationQDR II SRAM Board Design Guidelines
8 emi_dg_007 Subscribe The following topics provide guidelines for you to improve your system's signal integrity and layout guidelines to help successfully implement a QDR II or QDR II+ SRAM interface
More information200Pin DDR2 1.8V 800 SODIMM 1GB Based on 128Mx8 AQD-SD21GN80-SX. Advantech. AQD-SD21GN80-SX Datasheet. Rev
Advantech Datasheet Rev. 0.0 2014-9-25 1 Description is 128Mx64 bits DDR2 SDRAM Module, The module is composed of eight 128Mx8 bits CMOS DDR2 SDRAMs in FBGA package and one 2Kbit EEPROM in 8pin TSSOP(TSOP)
More informationInterfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices
Interfacing RLDRAM II with Stratix II, Stratix,& Stratix GX Devices November 2005, ver. 3.1 Application Note 325 Introduction Reduced latency DRAM II (RLDRAM II) is a DRAM-based point-to-point memory device
More informationAPPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0026 PCB PART NO. :
Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90004-T0026 ISSUE DATE MODULE PART NO. : July-26-2012 : 78.A1GDR.AF00C PCB PART NO. : 48.16221.090 IC Brand DESCRIPTION : Hynix :
More informationPC2-5300/PC DDR2 SDRAM Unbuffered DIMM Design Specification Revision 3.1 October 2008
Page 4.20.13-1 4.20.13-240-Pin PC2-5300/PC2-6400 DDR2 SDRAM Unbuffered DIMM Design Specification PC2-5300/PC2-6400 DDR2 SDRAM Unbuffered DIMM Design Specification Revision 3.1 October 2008 JEDED Standard
More informationInterfacing FPGAs with High Speed Memory Devices
Interfacing FPGAs with High Speed Memory Devices 2002 Agenda Memory Requirements Memory System Bandwidth Do I Need External Memory? Altera External Memory Interface Support Memory Interface Challenges
More informationExternal Memory Interfaces Intel Stratix 10 FPGA IP User Guide
External Memory Interfaces Intel Stratix 10 FPGA IP User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. External
More informationDatasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation
Zetta Datasheet Features VDD=VDDQ=1.35V + 0.100 / - 0.067V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK
More informationInterfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices
Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices November 2007, ver. 4.0 Introduction Application Note 328 DDR2 SDRAM is the second generation of double-data rate (DDR) SDRAM
More informationDDR2 SODIMM Module. 256MB based on 256Mbit component 256MB, 512MB and 1GB based on 512Mbit component 1GB and 2GB based on 1Gbit component
DDR2 SODIMM Module 256MB based on 256Mbit component 256MB, 512MB and 1GB based on 512Mbit component 1GB and 2GB based on 1Gbit component 60 Balls & 84 Balls FBGA with Pb-Free Revision 1.0 (Mar. 2006) -Initial
More informationFeatures. DDR2 UDIMM w/o ECC Product Specification. Rev. 1.1 Aug. 2011
Features 240pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400 Single or Dual rank 512MB (64Meg x 64), 1GB(128 Meg x 64), 2GB (256 Meg x 64) JEDEC
More informationDigital IO PAD Overview and Calibration Scheme
Digital IO PAD Overview and Calibration Scheme HyunJin Kim School of Electronics and Electrical Engineering Dankook University Contents 1. Introduction 2. IO Structure 3. ZQ Calibration Scheme 4. Conclusion
More information4GB Unbuffered DDR3 SDRAM SODIMM
INDÚSTRIA ELETRÔNICA S/A 4GB Unbuffered DDR3 SDRAM SODIMM HB3SU004GFM8DMB33 (512M words x 64bits, 2 Rank) Documento No. HBS- HB3SU004GFM8DMB33-1-E-10020. Publicação: Setembro de 2010 EK DATA SHEET 4GB
More informationFeatures. DDR3 Registered DIMM Spec Sheet
Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, Registered Dual In-line Memory Module (RDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800
More informationDDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:
DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered
More informationSignal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs
White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean
More informationKey Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay.
C M 7 2 D D 1 0 2 4 R- X X X Key Features 240-pin, dual in-line memory module (DIMM) Ultra high density using 512 MBit SDRAM devices ECC 1-bit error detection and correction Registered inputs with one-clock
More information2GB Unbuffered DDR3 SDRAM DIMM
INDÚSTRIA ELETRÔNICA S/A 2GB Unbuffered DDR3 SDRAM DIMM HB3DU002GFM8DMB33 (256M words x 64bits, 1 Rank) Documento No. HB3DU002GFM8DMB33-1-E-10022. Publicação: Setembro de 2010 EK DATA SHEET 2GB Unbuffered
More informationIMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit)
Product Specification Rev. 1.0 2015 IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2DUD8AG
More informationMemory Module Specifications KVR667D2Q8F5K2/8G. 8GB (4GB 512M x 72-Bit x 2 pcs.) PC CL5 ECC 240-Pin FBDIMM Kit DESCRIPTION SPECIFICATIONS
Memory Module Specifications KVR667DQ8F5K/8G 8GB (4GB 5M x 7-Bit x pcs.) PC-5300 CL5 ECC 40- FBDIMM Kit DESCRIPTION s KVR667DQ8F5K/8G is a kit of two 4GB (5M x 7-bit) PC-5300 CL5 SDRAM (Synchronous DRAM)
More informationFairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic
LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide
More informationIMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit)
Product Specification Rev. 1.0 2015 IMM128M72D1SOD8AG (Die Revision F) 1GByte (128M x 72 Bit) 1GB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M72D1SOD8AG Version: Rev.
More informationIMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit)
Product Specification Rev. 1.0 2015 IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered SO-DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2SOD8AG
More informationMAX 10 FPGA Signal Integrity Design Guidelines
2014.12.15 M10-SIDG Subscribe Today s complex FPGA system design is incomplete without addressing the integrity of signals coming in to and out of the FPGA. Simultaneous switching noise (SSN) often leads
More informationIMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit)
Product Specification Rev. 1.0 2015 IMM128M64D1DVD8AG (Die Revision F) 1GByte (128M x 64 Bit) 1GB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM128M64D1DVD8AG Version: Rev.
More information204PIN DDR SO-DIMM 1024MB With 128Mx8 CL9. Description. Placement. Features PCB: Transcend Information Inc.
Description Placement The TS2KSU28200-3S is a 128M x 64bits DDR3-1333 SO-DIMM. The TS2KSU28200-3S consists of 8pcs 128Mx8bits DDR3 SDRAMs FBGA packages and a 2048 bits serial EEPROM on a 204-pin printed
More informationM2U1G64DS8HB1G and M2Y1G64DS8HB1G are unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line
184 pin Based on DDR400/333 512M bit Die B device Features 184 Dual In-Line Memory Module (DIMM) based on 110nm 512M bit die B device Performance: Speed Sort PC2700 PC3200 6K DIMM Latency 25 3 5T Unit
More informationDatasheet. Zetta 4Gbit DDR4 SDRAM. Features. RTT_NOM switchable by ODT pin Asynchronous RESET pin supported
Zetta Datasheet Features VDD=VDDQ=1.2V +/- 0.06V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK transition
More informationPC2-6400/PC2-5300/PC2-4200/PC Registered DIMM Design Specification Revision 3.40 August 2006
JEDEC Standard No. 21C Page 4.20.10-1 4.20.10-240-Pin PC-6400/PC2-5300/PC2-4200/PC2-3200 DDR2 SDRAM ed DIMM Design Specification PC2-6400/PC2-5300/PC2-4200/PC2-3200 ed DIMM Design Specification Revision
More information2GB 4GB 8GB Module Configuration 256 x M x x x 8 (16 components)
2GB WD3UN602G/WL3UN602G 4GB WD3UN604G/WL3UN604G GB WD3UN60G/WL3UN60G Features: 240-pin Unbuffered Non-ECC DDR3 DIMM for DDR3-1066, 1333, 1600 and 166MTs. JEDEC standard VDDL=1.35V (1.2V-1.45V); VDD=(1.5V
More informationSP001GBLRU800S pin DDR2 SDRAM Unbuffered Module
240pin DDR2 SDRAM Unbuffered Module SILICON POWER Computer and Communications, INC. Corporate Office 7F, No. 106, Zhou-Z Street NeiHu Dist., Taipei 114, Taiwan, R.O.C. This document is a general product
More informationIMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit)
Product Specification Rev. 1.0 2015 IMM64M72D1SCS8AG (Die Revision D) 512MByte (64M x 72 Bit) RoHS Compliant Product Product Specification 1.0 1 IMM64M72D1SCS8AG Version: Rev. 1.0, MAY 2015 1.0 - Initial
More information4GB DDR3 SDRAM SO-DIMM
RoHS Compliant 4GB DDR3 SDRAM SO-DIMM Product Specifications December 12, 2013 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000
More informationDDR3 SDRAM UDIMM MT8JTF12864AZ 1GB MT8JTF25664AZ 2GB. Features. 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM. Features
DDR3 SDRAM UDIMM MT8JTF12864AZ 1GB MT8JTF25664AZ 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin,
More information240Pin DDR3L 1.35V 1866 U-DIMM 8GB Based on 512Mx8 AQD-D3L8GN18-MG. Advantech. AQD-D3L8GN18-MG Datasheet. Rev
240 DDR3L 1.35V 1866 U-DIMM Advantech Datasheet Rev. 0.0 2016-07-26 1 240 DDR3L 1.35V 1866 U-DIMM Description is a DDR3L 1866Mbps U-DIMM high-speed, memory module that use 8pcs of 512Mx 64 bits DDR3L SDRAM
More informationIMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit)
Product Specification Rev. 2.0 2015 IMM64M64D1SOD16AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR Unbuffered SO-DIMM RoHS Compliant Product Product Specification 2.0 1 IMM64M64D1SOD16AG Version:
More informationMaking Your Most Accurate DDR4 Compliance Measurements. Ai-Lee Kuan OPD Memory Product Manager
Making Your Most Accurate DDR4 Compliance Measurements Ai-Lee Kuan OPD Memory Product Manager 1 Agenda DDR4 Testing Strategy Probing Analysis Tool Compliance Test Conclusion 2 DDR4 Testing Strategy 1.
More informationMT51J256M32 16 Meg x 32 I/O x 16 banks, 32 Meg x 16 I/O x 16 banks. Options 1. Note:
GDDR SGRM 8Gb: x6, x GDDR SGRM Features MTJ6M 6 Meg x I/O x 6 banks, Meg x 6 I/O x 6 banks Features = =.V ±% and.v ±% Data rate: 6.0 Gb/s, 7.0 Gb/s, 8.0 Gb/s 6 internal banks Four bank groups for t CCDL
More informationAddress Summary Table: 1GB 2GB 4GB Module Configuration 128M x M x M x 64
1GB WD3UN01G / WL3UN01G 2GB WD3UN02G / WL3UN02G 4GB WD3UN04G / WL3UN04G Features: 240-pin Unbuffered Non-ECC for DDR3-1066, DDR3-1333, DDR3-1600 and DDR3-166 JEDEC standard V DDL =1.35V (1.2V-1.45V); VDD=1.5V
More information1024MB DDR2 SDRAM SO-DIMM
1024MB DDR2 SDRAM SO-DIMM 1024MB DDR2 SDRAM SO-DIMM based on 128Mx8,8Banks, 1.8V DDR2 SDRAM with SPD Features Performance range ( Bandwidth: 6.4 GB/sec ) Part Number Max Freq. (Clock) Speed Grade 78.02G86.XX2
More informationDDR SDRAM RDIMM MT18VDDF6472D 512MB 1 MT18VDDF12872D 1GB
DDR SDRAM RDIMM MT18VDDF6472D 512MB 1 MT18VDDF12872D 1GB 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM RDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 184-pin,
More information4GB DDR3 SDRAM SO-DIMM
RoHS Compliant 4GB DDR3 SDRAM SO-DIMM Product Specifications January 27, 2014 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000
More informationDDR3 SDRAM UDIMM MT8JTF12864AZ 1GB MT8JTF25664AZ 2GB MT8JTF51264AZ 4GB. Features. 1GB, 2GB, 4GB (x64, SR) 240-Pin DDR3 UDIMM.
DDR3 SDRAM UDIMM MT8JTF12864AZ 1GB MT8JTF25664AZ 2GB MT8JTF51264AZ 4GB 1GB, 2GB, 4GB (x64, SR) 240-Pin DDR3 UDIMM Features Features DDR3 functionality and operations supported as defined in the component
More information2GB DDR3 SDRAM UDIMM. RoHS Compliant. Product Specifications. January 15, Version 1.2. Apacer Technology Inc.
RoHS Compliant 2GB DDR3 SDRAM UDIMM Product Specifications January 15, 2016 Version 1.2 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000
More informationModule height: 30mm (1.18in) Note:
DDR3 SDRAM UDIMM MT8JTF12864AZ 1GB MT8JTF25664AZ 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin,
More informationPlatform Design Guide
Platform Design Guide Revision 1.1A Intel Corporation September 1997 THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS
More informationModern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach
Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach 1 ANSYS, Inc. Proprietary 2012 ANSYS, Inc. November 14, 2012 1-1 Agenda DDR Design Challenges How does simulation solve these
More informationDDR SDRAM RDIMM MT18VDDF6472D 512MB 1 MT18VDDF12872D 1GB
DDR SDRAM RDIMM MT18VDDF6472D 512MB 1 MT18VDDF12872D 1GB 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM RDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 184-pin,
More information90000 DSO/DSA Series Oscilloscopes
DDR4 Keysight Compliance Infiniium Test Bench 90000 DSO/DSA Series Oscilloscopes ADS DDR4 DesignGuide and Compliance Test Bench 1 Contents Installing the DDR4 Compliance Test Bench... 2 Prerequisites...
More informationHigh Performance DDR4 interfaces with FPGA Flexibility. Adrian Cosoroaba and Terry Magee Xilinx, Inc.
High Performance DDR4 interfaces with FPGA Flexibility Adrian Cosoroaba and Terry Magee Xilinx, Inc AGENDA System Requirements for FPGA based systems Higher Bandwidth, Increased Flexibility, Lower Power
More informationHigh-Performance Memory Interfaces Made Easy
High-Performance Memory Interfaces Made Easy Xilinx 90nm Design Seminar Series: Part IV Xilinx - #1 in 90 nm We Asked Our Customers: What are your challenges? Shorter design time, faster obsolescence More
More informationDDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:
DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,
More informationReal Time Embedded Systems
Real Time Embedded Systems " Memories " rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours LSN/hepia Prof. HES 1998-2008 2 General classification of electronic memories Non-volatile Memories ROM PROM
More informationExternal Memory Interfaces Intel Cyclone 10 GX FPGA IP User Guide
External Memory Interfaces Intel Cyclone 10 GX FPGA IP User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. External Memory
More informationD G28RA 128M x 64 HIGH PERFORMANCE PC UNBUFFERED DDR3 SDRAM SODIMM
D93 6865G28RA 128M x 64 HIGH PERFORMANCE PC3-10600 UNBUFFERED DDR3 SDRAM SODIMM Features 240- Dual In-Line Memory Module (UDIMM) Inputs and outputs are SSTL-15 compatible V DD = V DDQ = 1.5V ± 0.075V Differential
More informationIMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit)
Product Specification Rev. 1.0 2015 IMM64M64D1DVS8AG (Die Revision D) 512MByte (64M x 64 Bit) 512MB DDR VLP Unbuffered DIMM RoHS Compliant Product Product Specification 1.0 1 IMM64M64D1DVS8AG Version:
More informationDDR SDRAM RDIMM MT36VDDF GB MT36VDDF GB
DDR SDRAM RDIMM MT36VDDF12872 1GB MT36VDDF25672 2GB For component data sheets, refer to Micron s Web site: www.micron.com 1GB, 2GB (x72, ECC, DR) 184-Pin DDR SDRAM RDIMM Features Features 184-pin, registered
More information1.35V DDR3L SDRAM UDIMM
1.35V DDR3L SDRAM UDIMM MT8KTF12864AZ 1GB MT8KTF25664AZ 2GB MT8KTF51264AZ 4GB 1GB, 2GB, 4GB (x64, SR) 240-Pin 1.35V DDR3L UDIMM Features Features DDR3L functionality and operations supported as defined
More informationCharacterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App
Chong Min-Jie Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Page Characterize and Debug Crosstalk Issues with Crosstalk Analysis App Min-Jie Chong HPS Product Manager & Planner Oscilloscope
More informationADATA Technology Corp. DDR3L-1600(CL11) 240-Pin VLP R-DIMM 8GB (1024M x 72-bits)
ADD3V1600W8G11 8GB(1024Mx72-bits) ADATA Technology Corp. Memory Module Data Sheet DDR3L-1600(CL11) 240-Pin VLP R-DIMM 8GB (1024M x 72-bits) Version 0.1 Document Number : R11-0875 1 ADD3V1600W8G11 8GB(1024Mx72-bits)
More informationDDR3 SDRAM UDIMM MT4JTF6464AZ 512MB MT4JTF12864AZ 1GB. Features. 512MB, 1GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM. Features
DDR3 SDRAM UDIMM MT4JTF6464AZ 512MB MT4JTF12864AZ 1GB 512MB, 1GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features Features DDR3 functionality and operations supported as defined in the component data sheet
More informationMulti-Drop LVDS with Virtex-E FPGAs
Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes
More information1.35V DDR3L SDRAM SODIMM
1.35V DDR3L SDRAM SODIMM MT8KTF12864HZ 1GB MT8KTF25664HZ 2GB MT8KTF51264HZ 4GB 1GB, 2GB, 4GB (x64, SR) 204-Pin 1.35V DDR3L SODIMM Features Features DDR3L functionality and operations supported as defined
More information1.35V DDR3L SDRAM SODIMM
1.35V DDR3L SDRAM SODIMM MT9KSF51272HZ 4GB 4GB (x72, ECC, SR) 204-Pin DDR3L SODIMM Features Features DDR3L functionality and operations supported as defined in the component data sheet 204-pin, small outline
More informationDDR SDRAM RDIMM. MT9VDDT MB 1 MT9VDDT MB 2 MT9VDDT MB 2 For component data sheets, refer to Micron s Web site:
RDIMM 128MB, 256MB, 512MB (x72, ECC, SR) 184-Pin RDIMM Features MT9VDDT1672 128MB 1 MT9VDDT3272 256MB 2 MT9VDDT6472 512MB 2 For component data sheets, refer to Micron s Web site: www.micron.com Features
More informationData Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC
DDR SDRAM RDIMM MT36VDDF12872D 1GB 1 MT36VDDF25672D 2GB 1GB, 2GB (x72, ECC, QR) 184-Pin DDR SDRAM RDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 184-pin,
More information204Pin DDR V ECC SO-DIMM 8GB Based on 512Mx8. Advantech AQD-SD3L8GE16-SG. Datasheet. Rev
Advantech AQD-SD3L8GE16-SG Datasheet Rev. 1.0 2013-12-23 1 Description DDR3 1.35V ECC SO-DIMM is high-speed, low power memory module that use 512Mx8bits DDR3 SDRAM in FBGA package and a 2048 bits serial
More informationHigh-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline
High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan oosaka@sdl.hitachi.co.jp Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan
More informationKVR667D2D8F5/1G 1GB 128M x 72-Bit PC CL5 ECC 240-Pin FBDIMM
Memory Module Specifications KVR667D2D8F5/1G 1GB 128M x 72-Bit PC2-5300 CL5 ECC 240- FBDIMM Description: This document describes ValueRAM's 1GB (128M x 72-bit) PC2-5300 CL5 (Synchronous DRAM) "fully buffered"
More informationProASIC3/E SSO and Pin Placement Guidelines
ProASIC3/E SSO and Pin Placement Guidelines Introduction SSO Effects Ground bounce and VCC bounce have always been present in digital integrated circuits (ICs). With the advance of technology and shrinking
More informationMemory Solutions. Industry Trends and Solution Overview
Memory Solutions Industry Trends and Solution Overview Outline Industry Trends & Market Status Existing SDRAM Technologies DDR3, DDR3L, DDR3U DDR3 Signaling LPDDR2/LPDDR3 LPDDR3 Signaling DDR4 DDR4 Signaling
More information