QUESTION BANK UNIT-I. 4. With a neat diagram explain Von Neumann computer architecture
|
|
- Deborah Griffith
- 6 years ago
- Views:
Transcription
1 UNIT-I 1. Write the basic functional units of computer? (Nov/Dec 2014) 2. What is a bus? What are the different buses in a CPU? 3. Define multiprogramming? 4.List the basic functional units of a computer? (Nov/Dec 2014) 5. Explain the various instruction types? 6. List the steps involved in the instruction execution. 7. What is a super computer? 8. Define ALU. What are the various operations performed in ALU? 9. What is meant by VLSI technology? 10. What are the characteristics of Von Neumann computers? 11. Define pipelining. 12. Distinguish between hardware and firmware. 13. Define micro computer. 14. What is mainframe computer? 15. Write the features of the third generation computers? 16. What is load store architecture? 17. Define index mode. (Apr 2015) 18.What is the role of program counter in addressing? (Nov/Dec 2014) 19. What are the limitations of assembly languages? 20. Explain the various addressing modes. (Apr 2015) 1.(a) Discuss & Differentiate between RISC and CISC.(5) (2014 nov/dec) (2015 nov/dec) (b) Elucidate the basic operational concepts involved in computer architecture with neat sketch.(6) (2014 nov/dec) 2.Explain various types of addressing modes in detail. (Apr 2015) 3.With neat diagram,explain in detail about functional units of computer system.(2015 apr/may) (2015 nov/dec) 4. With a neat diagram explain Von Neumann computer architecture 5. Explain various assembler directives used in assembly language program 6. What are stack and queues? Explain its use and applications,and give its differences 7. What are the various types of ISAs possible? Discuss. 8.Explain instruction formats in detail 9.Describe how the floating point number are represented and used in digital arithmetic operations. Give example(apr 2015) 10.What are the techniques used to measure the performance of a computer.explain each one of them with necessary formulae. Page 1
2 UNIT-II 1. Why floating point number is more difficult to represent and process than integer? (Nov/Dec 2014) 2. What are the advantages and disadvantages of hardwired and micro-programmed control? 3. Define hard-wired control? (Nov/Dec 2014) 4. What are the relative advantages and disadvantages of micro-programmed control over hardwired control? (Nov/Dec 2014) 5. Define Microinstruction 6. State the differences between hardwired and micro-programmed control unit. 7. Why is the Wait-For-memory-Function-Completed step needed when reading from or writing to the main memory? 8. What are the address sequencing capabilities required in a control memory? 9. Discuss the principle of operation of a micro programmed control unit? 10. What are the types of control organizations we have? 11. What is a control word? 12. What is a micro instruction? 13. What is a micro program? 14. What are the differences between the main memory and control memory? 15. What is micro program sequencer? 16. What is meant by mapping process? 17. What is a hard wired logic? 18. What are the advantages and disadvantages of the microprogramming? 19.define hardware control? 20.What is micro programmed control unit? 1. (a) Deliberate in detail about fetching a word from memory.(6) (2014 nov/dec) (b) Briefly explain the performance of ALU operation. (5) (2014 nov/dec) 2. (a) Write about hard wired control in detail.(6) (2014 nov/dec) (2015 nov/dec) (b) Explain the concept of wide-branch addressing.(5) (2014 nov/dec) 3. Draw a neat diagram of multi bus organization of CPU showing ALU, all types of register and then data paths among them.compare it with single bus organization of CPU. (2015 apr/may) 4. To execute instructions,the processor must have some means of generating the control signal needed in the proper sequence. Discuss the two techniques which help the computer designer to solve the above stated problem. (2015 apr/may) 5. Explain the multiple bus organization in detail. (2015 nov/dec) 6. Explain in detail about instruction execution characteristics. 7. With a neat block diagram, explain in detail about micro programmed control unit and explain its operations. Page 2
3 8. Explain the instruction cycle highlighting the sub-cycles and sequence of steps to be followed. 9.What are the steps involved in execution of an instruction?explain the execution of a complete instruction with diagram. UNIT-III 1. What is parallel processing? 2. State the different types of hazard that can occur in a pipeline. (Nov/Dec 2014) 3. Define nanoprogramming. (Nov/Dec 2015) 4. What is pipelining? 5. How do control instructions like branch, cause problems in a pipelined processor? 6. What is meant by super scalar processor? 7. Define pipeline speedup. 8. What is pipelined computer? 9. List the various pipelined processors. 10. Classify the pipeline computers. 11. Define efficiency of a linear pipeline? 12. Define reservation table of a pipeline processor. 13. Define arithmetic pipeline? Where it is used? 14. What is Vectorizer? 15. Explain the delayed branch concept. 16. What are the problems faced in instruction pipeline. 1.Explain operand forwarding process in data hazard. (2014 nov/dec) 2. (a) Enumerate data path and control consideration in detail.(6) (2014 nov/dec) (b) Elucidate the effect of Instruction hazard in terms of performance consideration. (2014 nov/dec) 3. Explain in detail about how does the conditional and unconditional branch instruction introduces the hazard with an example. (2015 apr/may) 4. (a) Depict the three bus organization of data path which connects register,alu and all general purpose registers for pipeline execution which support 4 stage pipeline.(5) (2015 apr/may) (b) Write short notes on Exception handling. 5. Give the organization of the internal data path of a processor that supports a 4-stage pipeline for instructions and uses a ->3- bus structure and discuss the same. (2015 nov/dec) 6. What is pipelining? What are the various hazards encountered in pipelining? (2015 nov/dec) 7. Highlight the solutions of instruction hazards. Page 3
4 UNIT-IV 1. Distinguish between the write-through and write-back policies pointing out their merits and Demerits. 2. What is the necessary of virtual memory? (Apr 2015) 3. Define hit ratio. 4. What is meant by memory interleaving? Show the distribution of addresses for a memory system. 5. What is TLB? What is its significance? 6. What is virtual memory? (Apr 2015) 7. How cache memory is used to reduce the execution time. 8. Define memory interleaving. 9. What is the function of a TLB? 10. What do you understand by Hit ratio? 11. Define locality of reference. What are its types? 12. Give the classification of memory. 13. What is SRAM and DRAM? 14. What is volatile memory? 15. What is flash memory? 16. What is cache data memory? 17. What is associate memory? 18. Define seek time and latency time. 19. What is DVD? 20. Define magneto optical disk. 1. Discuss the various mapping techniques used in cache memories. 2. Explain the concept of virtual memory with any one virtual memory management technique. (2014 nov/dec) (2015 nov/dec) 3. Give the basic cell of an associative memory and explain its operation. Show how associative memories can be constructed using this basic cell. 4. Give the structure of semiconductor RAM memories. Explain the read and write operations in detail. (2014 nov/dec) 5. Explain the organization of magnetic disks in detail. (2015 nov/dec) 6. A digital computer has a memory unit of 64K*16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words. How many bits are therein the tag, index, block and word fields of the address format? How many blocks can the caches accommodate? 7. Explain the concept of memory hierarchy. 8. Explain with neat diagram the internal organization of bit cells in a memory. Page 4
5 9. What is virtual memory? Explain address translator mechanism for converting virtual address into physical address with neat diagram. (2015 apr/may) UNIT-V 1. What is DMA? (Apr 2015) 2. Define Peripherals? 3. Distinguish between a synchronous bus and an asynchronous bus. 4. How does a processor handle an interrupt? 5. Why are interrupt masks provided in any processor? 6. How does bus arbitration typically work? 7. How is DMA operation? State its advantages. (Apr 2015) 8. What is the necessity of an interface? 9. Why does DMA have priority over the CPU when both request a memory transfer? 10. Define intra segment and inter segment communication. 11. Mention the group of lines in the system bus. 12. What is bus master and slave master? 13. What is the use of IO controller? 14. Differentiate synchronous and asynchronous communication. (Nov/Dec 2014) 15. What is strobe signal? 16. What is bus arbitration? 17. Mention the types of bus arbitration. 18. What is IO control method? 19. What is DMA in computer?(apr 2015) 20. Why are interrupt masks provided in any processor? 1. Explain the functions to be performed by a typical I/O interface with a typical input output interface. 2. Discuss the DMA driven data transfer technique. (2015 apr/may) (2015 nov/dec) 3.Discuss the operation of any two input devices 4.Explain in detail about interrupt handling. 5.Explain in detail about standard I/O interface. (2014 nov/dec) 6. Describe the functions of SCSI with a neat diagram. 7.What is the importance of I/O interface? Compare the features of SCSI and PCI interfaces. (2015 apr/may) (2015 nov/dec) 8. Write short notes on the following. (i) Bus arbitration (ii) Printer process communication (iii) USB (iv) DMA (2014 nov/dec) Page 5
6 9. Explain the use of vectored interrupts in processes. Why is priority handling desired in interrupt controllers? How does the different priority scheme work? (2015 apr/may) 10.List the standard I/O interface. explain in detail about their features stating their advantage and disadvantage. Page 6
MaanavaN.Com CS1202 COMPUTER ARCHITECHTURE
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB CODE / SUBJECT: CS1202/COMPUTER ARCHITECHTURE YEAR / SEM: II / III UNIT I BASIC STRUCTURE OF COMPUTER 1. What is meant by the stored program
More informationUNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a
UNIT I BASIC STRUCTURE OF COMPUTERS Part A( 2Marks) 1. What is meant by the stored program concept? 2. What are the basic functional units of a computer? 3. What is the use of buffer register? 4. Define
More informationCS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY
CS2253 COMPUTER ORGANIZATION AND ARCHITECTURE 1 KINGS COLLEGE OF ENGINEERING DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Sub. Code & Name: CS2253 Computer organization and architecture Year/Sem
More informationJNTUWORLD. 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15]
Code No: 09A50402 R09 Set No. 2 1. Discuss in detail inter processor arbitration logics and procedures with necessary diagrams? [15] 2. (a) Discuss asynchronous serial transfer concept? (b) Explain in
More informationPART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.
Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:
More informationComputer organization and architecture UNIT-I 2 MARKS
Computer organization and architecture UNIT-I 1. What are the functional units? 2. what is meant by input unit? 3. What is meant by memory unit? 4. What are the operations in ALU? 5. What is meant by output
More informationINTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I
UNIT-I 1. List and explain the functional units of a computer with a neat diagram 2. Explain the computer levels of programming languages 3. a) Explain about instruction formats b) Evaluate the arithmetic
More informationCourse Description: This course includes concepts of instruction set architecture,
Computer Architecture Course Title: Computer Architecture Full Marks: 60+ 20+20 Course No: CSC208 Pass Marks: 24+8+8 Nature of the Course: Theory + Lab Credit Hrs: 3 Course Description: This course includes
More informationADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS
ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The
More informationComputer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM
i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical
More informationInstruction Register. Instruction Decoder. Control Unit (Combinational Circuit) Control Signals (These signals go to register) The bus and the ALU
Hardwired and Microprogrammed Control For each instruction, the control unit causes the CPU to execute a sequence of steps correctly. In reality, there must be control signals to assert lines on various
More information3. Compute the effective CPI for a processor, for the following instruction mix:
COMPUTER ARCHITECTURE CS 1251 IV SEMESTER CHAPTER - 1 UNIT 1 --------BASIC STRUCTURE OF COMPUTERS PART A 1.Write the basic functional units of computer? The basic functional units of a computer are input
More informationDEPARTMENT OF CSE VELTECH MULTITECH DR.RANGARAJAN DR.SAKUNTHALA ENGINEERING COLLEGE COMPUTER ORGANIZATION AND ARCHITECTURE CS2253
VELTECH MULTITECH DR.RANGARAJAN DR.SAKUNTHALA ENGINEERING COLLEGE DEPARTMENT OF CSE COMPUTER ORGANIZATION AND ARCHITECTURE CS2253 PREPARED BY: MRS.S.PAVITHRA (A.P) ANNA UNIVERSITY EXAMINATION 04.O6.2013
More informationComputer Organization
Objectives 5.1 Chapter 5 Computer Organization Source: Foundations of Computer Science Cengage Learning 5.2 After studying this chapter, students should be able to: List the three subsystems of a computer.
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationComputer Organization
INF 101 Fundamental Information Technology Computer Organization Assistant Prof. Dr. Turgay ĐBRĐKÇĐ Course slides are adapted from slides provided by Addison-Wesley Computing Fundamentals of Information
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:
More informationDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK
DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK SUBJECT : CS6303 / COMPUTER ARCHITECTURE SEM / YEAR : VI / III year B.E. Unit I OVERVIEW AND INSTRUCTIONS Part A Q.No Questions BT Level
More informationSAE5C Computer Organization and Architecture. Unit : I - V
SAE5C Computer Organization and Architecture Unit : I - V UNIT-I Evolution of Pentium and Power PC Evolution of Computer Components functions Interconnection Bus Basics of PCI Memory:Characteristics,Hierarchy
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationUNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN
UNIT I DATA REPRESENTATION, MICRO-OPERATIONS, ORGANIZATION AND DESIGN Data representation: Data types, complements, fixed point representation, floating-point representation, other binary codes, error
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three subsystems of a computer. Describe the
More informationCOMPUTER ORGANIZATION AND ARCHITECTURE
Page 1 1. Which register store the address of next instruction to be executed? A) PC B) AC C) SP D) NONE 2. How many bits are required to address the 128 words of memory? A) 7 B) 8 C) 9 D) NONE 3. is the
More informationCOA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.
Q.1 Define MBR. MBR( Memory buffer register) A Memory Buffer Register (MBR) is the register in a computers processor that stores the data being transferred to and from the devices It allowing the processor
More information2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]
Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.
More informationComputer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture I Benny Thörnberg Associate Professor in Electronics Hardware architecture Computer architecture The functionality of a modern computer is so complex that no human can
More informationComputer System Overview
Computer System Overview Operating Systems 2005/S2 1 What are the objectives of an Operating System? 2 What are the objectives of an Operating System? convenience & abstraction the OS should facilitate
More informationComputer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.
BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices
More informationCS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS PART A
CS6303-COMPUTER ARCHITECTURE UNIT I OVERVIEW AND INSTRUCTIONS 1. Define Computer Architecture 2. Define Computer H/W 3. What are the functions of control unit? 4. 4.Define Interrupt 5. What are the uses
More informationCOMPUTER STRUCTURE AND ORGANIZATION
COMPUTER STRUCTURE AND ORGANIZATION Course titular: DUMITRAŞCU Eugen Chapter 4 COMPUTER ORGANIZATION FUNDAMENTAL CONCEPTS CONTENT The scheme of 5 units von Neumann principles Functioning of a von Neumann
More informationCS COMPUTER ORGANIZATION AND ARCHITECTURE DEPARTMENT OF INFORMATION TECHNOLOGY 4th Semester 2 &16 Marks Question and Answer
CS2253 - COMPUTER ORGANIZATION AND ARCHITECTURE DEPARTMENT OF INFORMATION TECHNOLOGY 4th Semester 2 &16 Marks Question and Answer UNIT-I BASIC STRUCTURE OF COMPUTERS 1.Define Computer Architecture Computer
More information5 Computer Organization
5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe
More informationMicroprocessors and Microcontrollers. Assignment 1:
Microprocessors and Microcontrollers Assignment 1: 1. List out the mass storage devices and their characteristics. 2. List the current workstations available in the market for graphics and business applications.
More informationSYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION Difference between Computer Organization and Architecture, RTL Notation, Common Bus System using
More informationMARTHANDAM COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY TWO MARK QUESTIONS AND ANSWERS
MARTHANDAM COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF INFORMATION TECHNOLOGY TWO MARK QUESTIONS AND ANSWERS SUB NAME: COMPUTER ORGANIZATION AND ARCHITECTTURE SUB CODE: CS 2253 YEAR/SEM:II/IV Marthandam
More informationReader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources
Reader's Guide Outline of the Book A Roadmap For Readers and Instructors Why Study Computer Organization and Architecture Internet and Web Resources Overview Introduction Organization and Architecture
More informationOXFORD ENGINEERING COLLEGE (NAAC ACCREDITED WITH B GRADE) DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING LIST OF QUESTIONS
OXFORD ENGINEERING COLLEGE (NAAC ACCREDITED WITH B GRADE) DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING LIST OF QUESTIONS YEAR/SEM: IV/VII SUB.CODE: EC6703 STAFF NAME: S.RAJESWARI SUB.NAME: EMBEDDED AND
More information7. Discuss the hardware signals and superscalar architecture of Pentium BTL 2 Understand
UNIT I HIGH PERFORMANCE CISC ARCHITECTURE PENTIUM CPU Architecture- Bus Operations Pipelining Branch predication floating point unit- Operating Modes Paging Multitasking Exception and Interrupts Instruction
More information-COMPUTER ARCillTECTURE. Time : Three hours. -Maximum Marks : 100. AU parts of a question (a, b, etc.) should be answered at one place.
S'09 : 6 FN : CP 406 ( 1451) -COMPUTER ARCillTECTURE Time : Three hours -Maximum Marks : 100 A!Jswer FIVE questions, taking ANY TWO from Group A, _ANY TWO from Group B and ALL from. Group C. - AU parts
More informationCOURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators
COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization
More informationCOMPUTER HARDWARE & NETWORK TROUBLESHOOTING
COMPUTER HARDWARE & NETWORK TROUBLESHOOTING UNIT 1 1. What is processor? (NOV 2013) 2. Define system clock? (NOV 2013) 3. What are the two types of hardware interrupts (NOV 2010) 4. List the type of switching
More informationComputer Organization
Chapter 5 Computer Organization Figure 5-1 Computer hardware :: Review Figure 5-2 CPU :: Review CPU:: Review Registers are fast stand-alone storage locations that hold data temporarily Data Registers Instructional
More informationMicroprocessors and Interfacng. Question bank
Microprocessors & Interfacing 8086 ARCHITECTURE: UNIT-I Functional Diagram, Register Organization, Addressing modes, Instructions, Functional schematic, Minimum and Maximum mode operations of 8086, 8086
More informationDepartment of Computer Science and Engineering UNIT-V MEMORY SYSTEM MEMORY AND I/O SYSTEMS 1.Give the classification of the Optical Media Optical media can be classified as CD-ROM Compact Disk Read Only
More informationomputer Design Concept adao Nakamura
omputer Design Concept adao Nakamura akamura@archi.is.tohoku.ac.jp akamura@umunhum.stanford.edu 1 1 Pascal s Calculator Leibniz s Calculator Babbage s Calculator Von Neumann Computer Flynn s Classification
More informationUNIT I PART A. 16.Tabulate the difference between a special purpose and general purpose computers. (nov 2015) PART B
1.What is interrupt?give an example.(nov 2012) 2.Mention use of SMPS..(nov 2012) 3.Define system board.(apr/may 2012) 4.What is meant by BIOS? (apr/may 2012) 5. State the types of hardware interrupt (apr
More informationThe Institution of Engineers - Sri Lanka
/ The Institution of Engineers - Sri Lanka PART III- EXAMINATION 2012 311- COMPUTER SYSTEMS ENGINEERING Time Allowed: 3 hours INSTRUCTIONS TO CANDIDATES 1. This paper contains 8 questions in 5 pages 2.
More informationb) Write basic performance equation.
1. a) What is use of buffers? Ans: The Buffer Register prevents the high speed processor from being locked to a slow I/O device during a sequence of data transfer or reduces speed mismatch between faster
More informationS.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING
S.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK Subject Code : EC307 Subject Name : Microprocessor and Interfacing Year & Sem : III Year, V Sem
More informationOverview of Computer Organization. Chapter 1 S. Dandamudi
Overview of Computer Organization Chapter 1 S. Dandamudi Outline Introduction Basic Terminology and Notation Views of computer systems User s view Programmer s view Advantages of high-level languages Why
More informationDHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY. Department of Computer science and engineering
DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY Department of Computer science and engineering Year :II year CS6303 COMPUTER ARCHITECTURE Question Bank UNIT-1OVERVIEW AND INSTRUCTIONS PART-B
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRONICS AND INSTRUMENTATION ENGINEERING QUESTION BANK VI SEMESTER EE6602 EMBEDDED SYSTEMS Regulation 2013 Academic Year
More informationOverview of Computer Organization. Outline
Overview of Computer Organization Chapter 1 S. Dandamudi Outline Introduction Basic Terminology and Notation Views of computer systems User s view Programmer s view Advantages of high-level languages Why
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer 4.2 CPU Basics The computer s CPU fetches, decodes, and executes program instructions. The two principal parts of the CPU are the datapath and the control unit.
More informationComputer Organization and Assembly Language (CS-506)
Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure
More informationLast class: Today: Course administration OS definition, some history. Background on Computer Architecture
1 Last class: Course administration OS definition, some history Today: Background on Computer Architecture 2 Canonical System Hardware CPU: Processor to perform computations Memory: Programs and data I/O
More informationChapter Seven Morgan Kaufmann Publishers
Chapter Seven Memories: Review SRAM: value is stored on a pair of inverting gates very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: value is stored as a charge on capacitor (must be
More informationThe von Neumann Architecture. IT 3123 Hardware and Software Concepts. The Instruction Cycle. Registers. LMC Executes a Store.
IT 3123 Hardware and Software Concepts February 11 and Memory II Copyright 2005 by Bob Brown The von Neumann Architecture 00 01 02 03 PC IR Control Unit Command Memory ALU 96 97 98 99 Notice: This session
More informationUNIT I [INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS] PART A
UNIT I [INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS] PART A 1. Distinguish between General purpose processors and Embedded processors. 2. List the characteristics of Embedded Systems. 3. What
More informationKeywords and Review Questions
Keywords and Review Questions lec1: Keywords: ISA, Moore s Law Q1. Who are the people credited for inventing transistor? Q2. In which year IC was invented and who was the inventor? Q3. What is ISA? Explain
More informationTop-Level View of Computer Organization
Top-Level View of Computer Organization Bởi: Hoang Lan Nguyen Computer Component Contemporary computer designs are based on concepts developed by John von Neumann at the Institute for Advanced Studies
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK VII SEMESTER EC6013 Advanced Microprocessors and Microcontrollers
More information1. Fundamental Concepts
1. Fundamental Concepts 1.1 What is a computer? A computer is a data processing machine which is operated automatically under the control of a list of instructions (called a program) stored in its main
More informationFinal Examination Semester 3 / Year 2008
Southern College Kolej Selatan 南方学院 Final Examination Semester 3 / Year 2008 COURSE : COMPUTER ORGANIZATION & OPERATING SYSTEM COURSE CODE : CSIS2053 CLASS : CS06-C, CS07-B,CS07-C TIME : 2 ½ HOURS DEPARTMENT
More informationLecture1: introduction. Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit
Lecture1: introduction Outline: History overview Central processing unite Register set Special purpose address registers Datapath Control unit 1 1. History overview Computer systems have conventionally
More informationPART B UNIT II PART A
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator
More informationA Review of Chapter 5 and. CSc 2010 Spring 2012 Instructor: Qian Hu
A Review of Chapter 5 and Chapter 6 Chapter 5 Computer Systems Organization Von Neumann Architecture 4 Components Memory Input/output ALU Control Unit Two major features Stored program concept Sequential
More informationDC57 COMPUTER ORGANIZATION JUNE 2013
Q2 (a) How do various factors like Hardware design, Instruction set, Compiler related to the performance of a computer? The most important measure of a computer is how quickly it can execute programs.
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationPart A Questions 1. What is an ISP? ISP stands for Instruction Set Processor. This unit is simply called as processor which executes machine instruction and coordinates the activities of other units..
More informationSRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR
SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : M.Sc CST Total Hours : 50 Subject Name : Computer Architecture
More informationDEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING UNIT-1
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Year & Semester : III/VI Section : CSE-1 & CSE-2 Subject Code : CS2354 Subject Name : Advanced Computer Architecture Degree & Branch : B.E C.S.E. UNIT-1 1.
More informationMicro-Operations. execution of a sequence of steps, i.e., cycles
Micro-Operations Instruction execution execution of a sequence of steps, i.e., cycles Fetch, Indirect, Execute & Interrupt cycles Cycle - a sequence of micro-operations Micro-operations data transfer between
More informationWilliam Stallings Computer Organization and Architecture 10 th Edition Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+ William Stallings Computer Organization and Architecture 10 th Edition 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved. 2 + Chapter 3 A Top-Level View of Computer Function and Interconnection
More informationAdvanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
More information101. The memory blocks are mapped on to the cache with the help of a) Hash functions b) Vectors c) Mapping functions d) None of the mentioned
101. The memory blocks are mapped on to the cache with the help of a) Hash functions b) Vectors c) Mapping functions d) None of the mentioned 102. During a write operation if the required block is not
More informationChapter 4. MARIE: An Introduction to a Simple Computer
Chapter 4 MARIE: An Introduction to a Simple Computer Chapter 4 Objectives Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution.
More informationInput/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
More informationParallelism. Execution Cycle. Dual Bus Simple CPU. Pipelining COMP375 1
Pipelining COMP375 Computer Architecture and dorganization Parallelism The most common method of making computers faster is to increase parallelism. There are many levels of parallelism Macro Multiple
More informationWhat Operating Systems Do An operating system is a program hardware that manages the computer provides a basis for application programs acts as an int
Operating Systems Lecture 1 Introduction Agenda: What Operating Systems Do Computer System Components How to view the Operating System Computer-System Operation Interrupt Operation I/O Structure DMA Structure
More informationUnit 1. Chapter 3 Top Level View of Computer Function and Interconnection
Unit 1 Chapter 3 Top Level View of Computer Function and Interconnection Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given correct control signals
More informationOS And Hardware. Computer Hardware Review PROCESSORS. CPU Registers. CPU Registers 02/04/2013
OS And Hardware Computer Hardware Review An operating system is intimately tied to the hardware of the computer it runs on. It extends the computer s instruction set and manages its resources. To work
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationMachine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Machine Instructions vs. Micro-instructions Memory execution unit CPU control memory
More informationAC58/AT58 COMPUTER ORGANIZATION DECEMBER Q2 (a) With the help of diagram explain the different functional units of a Computer?
Q2 (a) With the help of diagram explain the different functional units of a Computer? Answer: A computer consists of five functionally independent units, namely: input, memory, arithmetic and logic (ALU)
More informationAdvanced Parallel Architecture Lesson 4 bis. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 4 bis Annalisa Massini - 2014/2015 Internal Memory RAM Many memory types are random access individual words of memory are directly accessed through wired-in addressing
More informationHardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions
Micro-programmed Control Ch 17 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics Course Summary Hardwired Control (4) Complex Fast Difficult to design Difficult to modify
More informationMicro-programmed Control Ch 15
Micro-programmed Control Ch 15 Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics 1 Hardwired Control (4) Complex Fast Difficult to design Difficult to modify Lots of
More informationMARIE: An Introduction to a Simple Computer
MARIE: An Introduction to a Simple Computer Outline Learn the components common to every modern computer system. Be able to explain how each component contributes to program execution. Understand a simple
More informationI) The Question paper contains 40 multiple choice questions with four choices and student will have
Time: 3 Hrs. Model Paper I Examination-2016 BCA III Advanced Computer Architecture MM:50 I) The Question paper contains 40 multiple choice questions with four choices and student will have to pick the
More information«Computer Science» Requirements for applicants by Innopolis University
«Computer Science» Requirements for applicants by Innopolis University Contents Architecture and Organization... 2 Digital Logic and Digital Systems... 2 Machine Level Representation of Data... 2 Assembly
More informationArchitectures & instruction sets R_B_T_C_. von Neumann architecture. Computer architecture taxonomy. Assembly language.
Architectures & instruction sets Computer architecture taxonomy. Assembly language. R_B_T_C_ 1. E E C E 2. I E U W 3. I S O O 4. E P O I von Neumann architecture Memory holds data and instructions. Central
More informationFACTFILE: GCE DIGITAL TECHNOLOGY
FACTFILE: GCE DIGITAL TECHNOLOGY AS2: FUNDAMENTALS OF DIGITAL TECHNOLOGY Hardware and Software Architecture 1 Learning Outcomes Students should be able to: describe the internal components of a computer
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationComputer Organization and Assembly Language
Computer Organization and Assembly Language Week 01 Nouman M Durrani COMPUTER ORGANISATION AND ARCHITECTURE Computer Organization describes the function and design of the various units of digital computers
More informationProcessing Unit CS206T
Processing Unit CS206T Microprocessors The density of elements on processor chips continued to rise More and more elements were placed on each chip so that fewer and fewer chips were needed to construct
More informationECE 3055: Final Exam
ECE 3055: Final Exam Instructions: You have 2 hours and 50 minutes to complete this quiz. The quiz is closed book and closed notes, except for one 8.5 x 11 sheet. No calculators are allowed. Multiple Choice
More informationSECTION -I Q.1 A Define & Explain following Opamp parameters with their measurement techniques.
[Total No. of Questions: 12] [Total No. of Printed Pages: 3] UNIVERSITY OF PUNE [4363]-10 T. E. (Electronics/electronics and Telecommunication Engg) Analog Integrated Circuit Design and Application (2003
More informationGeneric Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In
More information