Systematic Hardware Platform Selection - Introduction to Embedded Systems-

Size: px
Start display at page:

Download "Systematic Hardware Platform Selection - Introduction to Embedded Systems-"

Transcription

1 Systematic Hardware Platform Selection - Introduction to Embedded Systems- Dipl.- Ing. Falk Salewski Lehrstuhl Informatik XI RWTH Aachen salewski@informatik.rwth-aachen.de Winter term 06/07 Remember: What is an embedded system? Embedding System User Embedded System Environment People Embedded System = A computer system which is integrated into another technical system (the embedding system) for the purpose of influencing the embedding system such that it behaves in a desired manner. Folie 2 1

2 Requirements for the embedded Embedding System User Embedded System Environment People Important for the design of embedded systems: The requirements for the embedded system must be derived from the requirements for the embedding system. Examples for requirements? Reliability, costs, mounting space, adaptability, Folie 3 Requirements Hardware Platform Embedding System Embedded System Software HW Platform Microcontroller PLCs FPGAs DSP Embedded PC When to use which type of hardware platform? Decision depends on the system requirements! Folie 4 2

3 System requirements hardware properties How to map hardware properties to system requirements? System Quality HW attributes HW properties (features) robustness modifiability reuseability testability performance functional range marketability system qualities clock frequency hardware architecture memory (static, dynamic) package available tools debug support verification support I/O capabilities integrated peripherals hardware abstraction capabilities device families expertise development team Folie 5 System requirements hardware properties How to map hardware properties to system requirements? System Quality HW attributes HW properties (features) First step - Summarize all hardware attributes (functional and non-functional) which influence system s qualities - Example hardware attribute: robustness of hardware platform Second step - Summarize all hardware properties which influence hardware attributes - Example hardware property: protective I/O circuits influence the attribute robustness of a hardware platform Folie 6 3

4 Hardware Attribute Tree END Folie 7 Robustness Robustness: The degree to which a system or component can function correctly in the presence of invalid inputs or stressful environment conditions [IEEE 90]. CMOS process type of memory HW architecture Protective circuits Noise cancellation temperature range mechanical strength shielding Folie 8 4

5 Reliability Reliability: The ability of a system or component to perform its required functions under stated conditions for a specified period of time [IEEE 90]. Reliability HW measures Debug support Simulation support Formal verification support Error detection and corection CRC for memory JTAG, Trace, etc supports verification Functional verification (real-time) verification Formal verification possible? Tools? Folie 9 Security Security: The ability of a system to manage, protect, and distribute sensitive information. Security Memory protection mechanisms Encryption hardware Protect IP Prevent code modifications Implementation of encryption/decryption algorithms in HW Folie 10 5

6 Maintainability Maintainability: The ease with which a system or component can be modified to correct faults or adapt to a changed environment. Programming languages Hardware abstraktion Replace device Fault indication ISP eases modification JTAG eases debugging in the field Folie 11 Adaptability/Scalability Adaptability: The ability to change (or be changed) to fit changed circumstances Scalability: The ability to grow with your needs. A scalable package means that you only buy the parts you need, and that it has the ability to grow by adding on as you do. Hardware abstraction Device families Flexible I/O mapping Multi purpose integrated peripherals Folie 12 6

7 Configurability Configurability: The property of a system that supports the rearrangement of features and attributes (up to a certain amount) Static dynamic reconfiguration Configurable ALU/instructions Configurable I/O Configurable integrated peripherals Interface for configuration (JTAG, communication port, dedicated pins, ) Folie 13 Reusability Reusability: The characteristic of a component that allows it to be used in more than the application for which it was created, with or without modification. Migration to larger device Different packages? Software architecture Programming language Operating System Hardware Abstraction Folie 14 7

8 t Testability Testability: The degree to which a system or component facilitates the establishment of test criteria and the performance of tests to determine whether those criteria have been met. Testability Debug support I/O capabilities JTAG, Trace, etc support verification (white box, coverage) Test port (JTAG, own interface) Folie 15 Performance Performance is primarily tied to availability, throughput and response time. Rate of read/ write cycles Counter, communication controller, etc. can disburden processing unit #instructions/ time #Bits of Data which can changed with one instruction Power of instructions Suitability of instructions # of cores # of parallel units # of pipeline stages Folie 16 8

9 Functional Range Functional Range: Determines the type and the complexity of functions possible on the system Can disburden procssing unit can increase functional range Functional range Supported I/O levels (voltage, current, frequency, digital/analogue, ) Memory and/or chip area Integrated peripherals I/O capabilities Abstraction capabilities static dynamic HWabstraction Hierarchy Determines max. size of program code/ amount of logic Determines max. Stack value Intermediate values Programming language Operating System Determines complexity which can be handled Folie 17 Marketability Marketability: The relative ease in which an asset can be sold quickly at a price near the price at which similar assets are selling. Life cycle New products Money for HW + development Application HW platform HW features HW design SW design Manuals Tutorials News groups Hotline Folie 18 9

10 System Qualities System Qualities: Requirements resulting from interaction with other system components Power supply I/O circuits On board peripherals Different packages available? Folie 19 Summary The choice of a certain hardware platform depends on - Functional system requirements - Non-functional system requirements Hardware attribute represent the influence of a certain hardware platform on the corresponding system quality. Each hardware attribute is influenced by differend hardware properties(features). hardware properties(features) vary between different hardware platforms. Folie 20 10

11 SHPS web pages We plan to build up a web system containing information for Systematic Hardware Platform Selection. The current status can be found on Feedback is welcome via the corresponding forum (link on SHPS page) Folie 21 11

FPGAs in a Nutshell - Introduction to Embedded Systems-

FPGAs in a Nutshell - Introduction to Embedded Systems- FPGAs in a Nutshell - Introduction to Embedded Systems- Dipl.- Ing. Falk Salewski Lehrstuhl Informatik RWTH Aachen salewski@informatik.rwth-aachen.de Winter term 6/7 Contents History FPGA architecture

More information

Programming Microcontroller

Programming Microcontroller Programming Microcontroller Dipl.- Ing. Falk Salewski Lehrstuhl Informatik XI RWTH Aachen salewski@informatik.rwth-aachen.de Summer term 2006 Microcontroller basics Microcontroller = CPU + Memory + internal

More information

Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation

Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation Prof. Dr.-Ing. Stefan Kowalewski Chair Informatik 11, Embedded Software Laboratory RWTH Aachen University Summer Semester

More information

Design Tools for 100,000 Gate Programmable Logic Devices

Design Tools for 100,000 Gate Programmable Logic Devices esign Tools for 100,000 Gate Programmable Logic evices March 1996, ver. 1 Product Information Bulletin 22 Introduction The capacity of programmable logic devices (PLs) has risen dramatically to meet the

More information

Overview of Microcontroller and Embedded Systems

Overview of Microcontroller and Embedded Systems UNIT-III Overview of Microcontroller and Embedded Systems Embedded Hardware and Various Building Blocks: The basic hardware components of an embedded system shown in a block diagram in below figure. These

More information

Introduction to Software Testing

Introduction to Software Testing Introduction to Software Testing Software Testing This paper provides an introduction to software testing. It serves as a tutorial for developers who are new to formal testing of software, and as a reminder

More information

Digital Systems Design. System on a Programmable Chip

Digital Systems Design. System on a Programmable Chip Digital Systems Design Introduction to System on a Programmable Chip Dr. D. J. Jackson Lecture 11-1 System on a Programmable Chip Generally involves utilization of a large FPGA Large number of logic elements

More information

Board Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007

Board Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007 Digitally Controlled Board Mounted Power Converters Technical Paper 011 Presented at Digital Power Europe 2007 This paper addresses hardware designers of Information and Communication Technology equipment,

More information

COMPLEX EMBEDDED SYSTEMS

COMPLEX EMBEDDED SYSTEMS COMPLEX EMBEDDED SYSTEMS Embedded System Design and Architectures Summer Semester 2012 System and Software Engineering Prof. Dr.-Ing. Armin Zimmermann Contents System Design Phases Architecture of Embedded

More information

From Hardware Trace to. System Knowledge

From Hardware Trace to. System Knowledge Fakultät Informatik, Institut für Technische Informatik, Professur VLSI-Entwurfssysteme, Diagnostik und Architektur From Hardware Trace to Data-intensive Hardware Trace Analysis Andreas Gajda TU Dresden,

More information

Hardware Software Codesign of Embedded System

Hardware Software Codesign of Embedded System Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

Design and Synthesis for Test

Design and Synthesis for Test TDTS 80 Lecture 6 Design and Synthesis for Test Zebo Peng Embedded Systems Laboratory IDA, Linköping University Testing and its Current Practice To meet user s quality requirements. Testing aims at the

More information

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation

Renesas 78K/78K0R/RL78 Family In-Circuit Emulation _ Technical Notes V9.12.225 Renesas 78K/78K0R/RL78 Family In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document

More information

EE434 ASIC & Digital Systems Testing

EE434 ASIC & Digital Systems Testing EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A

More information

Hardware Software Codesign of Embedded Systems

Hardware Software Codesign of Embedded Systems Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System

More information

XC2000 Family AP Application Note. Microcontrollers. XC2236N Drive Card Description V1.0,

XC2000 Family AP Application Note. Microcontrollers. XC2236N Drive Card Description V1.0, XC2000 Family AP16179 Application Note V1.0, 2010-07 Microcontrollers Edition 2010-07 Published by Infineon Technologies AG 81726 Munich, Germany 2010 Infineon Technologies AG All Rights Reserved. LEGAL

More information

Embedded System Project (521423S) - Specifications

Embedded System Project (521423S) - Specifications Embedded System Project (521423S) - Specifications Design phases power consumption, environment etc. partitioning, basic solutions System requirements Sketch of hardware Sketch of software operation procedures

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

STM32F3. Cuauhtémoc Carbajal ITESM CEM 12/08/2013

STM32F3. Cuauhtémoc Carbajal ITESM CEM 12/08/2013 STM32F3 Cuauhtémoc Carbajal ITESM CEM 12/08/2013 1 STM32 Portfolio 2 32 bit/dsc Applications A typical embedded system with both control and signal processing requirements Digital Signal Controllers efficient

More information

4. Hardware Platform: Real-Time Requirements

4. Hardware Platform: Real-Time Requirements 4. Hardware Platform: Real-Time Requirements Contents: 4.1 Evolution of Microprocessor Architecture 4.2 Performance-Increasing Concepts 4.3 Influences on System Architecture 4.4 A Real-Time Hardware Architecture

More information

Outline. Definition. Targeted Defects. Motivation GOAL. Ferhani, RATS/SPRING , Center for Reliable Computing 1

Outline. Definition. Targeted Defects. Motivation GOAL. Ferhani, RATS/SPRING , Center for Reliable Computing 1 RATS (Reliability and Testability Seminar) Diagnosis of Defects Introducing Voltage Dependences between Nodes By François-Fabien Ferhani 5/27/2003 Ferhani, RATS/SPRING03 Outline Introduction Problems &

More information

The Alarm System: The alarm system to be designed has the following inputs.

The Alarm System: The alarm system to be designed has the following inputs. 1 Introduction In this lab you will use the Xilinx CAD tools to complete the design of a simple home alarm system containing sensors for that indicate whether the Windows, Door, and Garage are secure.

More information

Rad-Hard Microcontroller For Space Applications

Rad-Hard Microcontroller For Space Applications The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Rad-Hard Microcontroller For Space Applications Fredrik Johansson

More information

Multi-protocol controller for Industry 4.0

Multi-protocol controller for Industry 4.0 Multi-protocol controller for Industry 4.0 Andreas Schwope, Renesas Electronics Europe With the R-IN Engine architecture described in this article, a device can process both network communications and

More information

HW #5: Digital Logic and Flip Flops

HW #5: Digital Logic and Flip Flops HW #5: Digital Logic and Flip Flops This homework will walk through a specific digital design problem in all its glory that you will then implement in this weeks lab. 1 Write the Truth Table (10 pts) Consider

More information

Programming in the MAXQ environment

Programming in the MAXQ environment AVAILABLE The in-circuit debugging and program-loading features of the MAXQ2000 microcontroller combine with IAR s Embedded Workbench development environment to provide C or assembly-level application

More information

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University

Hardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis

More information

Digital Electronics 27. Digital System Design using PLDs

Digital Electronics 27. Digital System Design using PLDs 1 Module -27 Digital System Design 1. Introduction 2. Digital System Design 2.1 Standard (Fixed function) ICs based approach 2.2 Programmable ICs based approach 3. Comparison of Digital System Design approaches

More information

By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions

By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions Building Testability into FPGA and ASIC Designs By Matthew Noonan, Project Manager, Resource Group s Embedded Systems & Solutions Introduction This paper discusses how the architecture for FPGAs and ASICs

More information

Designing and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1

Designing and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1 Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,

More information

Quick Start Guide. Stepper motor driver expansion board based on L6474 for STM32 Nucleo (X-NUCLEO-IHM01A1) Version 1.

Quick Start Guide. Stepper motor driver expansion board based on L6474 for STM32 Nucleo (X-NUCLEO-IHM01A1) Version 1. Quick Start Guide Stepper motor driver expansion board based on L6474 for STM32 Nucleo (X-NUCLEO-IHM01A1) Version 1.1 (July 07, 2015) Overview 2 1 Introduction to the STM32 Open Development Environment

More information

F²MC-8FX FAMILY MB95100 SERIES EMULATOR HW SETUP 8-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note

F²MC-8FX FAMILY MB95100 SERIES EMULATOR HW SETUP 8-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note Fujitsu Microelectronics Europe Application Note MCU-AN-395002-E-V10 F²MC-8FX FAMILY 8-BIT MICROCONTROLLER MB95100 SERIES EMULATOR HW SETUP APPLICATION NOTE Revision History Revision History Date 2004-10-12

More information

XE166 Family AP Application Note. Microcontrollers. X E D r i v e C a r d H a r d w a r e D e s c r i p t i o n Board REV.

XE166 Family AP Application Note. Microcontrollers. X E D r i v e C a r d H a r d w a r e D e s c r i p t i o n Board REV. XE166 Family AP16160 X E 1 6 4 D r i v e C a r d H a r d w a r e D e s c r i p t i o n Application Note V1.0, 2009-03 Microcontrollers Edition 2009-03 Published by Infineon Technologies AG 81726 Munich,

More information

Using Mentor Questa for Pre-silicon Validation of IEEE based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation

Using Mentor Questa for Pre-silicon Validation of IEEE based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation Using Mentor Questa for Pre-silicon Validation of IEEE 1149.1-2013 based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation INTRODUCTION IEEE 1149.1-2013 is not your father s JTAG.

More information

Embedded Systems Design (630414) Lecture 1 Introduction to Embedded Systems Prof. Kasim M. Al-Aubidy Computer Eng. Dept.

Embedded Systems Design (630414) Lecture 1 Introduction to Embedded Systems Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Embedded Systems Design (630414) Lecture 1 Introduction to Embedded Systems Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Definition of an E.S. It is a system whose principal function is not computational,

More information

Part I: Preliminaries 24

Part I: Preliminaries 24 Contents Preface......................................... 15 Acknowledgements................................... 22 Part I: Preliminaries 24 1. Basics of Software Testing 25 1.1. Humans, errors, and testing.............................

More information

MICROCONTROLLER S PROGRAMMER

MICROCONTROLLER S PROGRAMMER MICROCONTROLLER S PROGRAMMER Todor Mladenov Mladenov, Vladimir Mladenov Mladenov Faculty of Communications and Communications Technologies, Faculty of Computer Systems and Control, Technical University

More information

Renesas Synergy MCUs Build a Foundation for Groundbreaking Integrated Embedded Platform Development

Renesas Synergy MCUs Build a Foundation for Groundbreaking Integrated Embedded Platform Development Renesas Synergy MCUs Build a Foundation for Groundbreaking Integrated Embedded Platform Development New Family of Microcontrollers Combine Scalability and Power Efficiency with Extensive Peripheral Capabilities

More information

Chapter 9. Software Testing

Chapter 9. Software Testing Chapter 9. Software Testing Table of Contents Objectives... 1 Introduction to software testing... 1 The testers... 2 The developers... 2 An independent testing team... 2 The customer... 2 Principles of

More information

Software Requirements Specification. <Project> for. Version 1.0 approved. Prepared by <author(s)> <Organization> <Date created>

Software Requirements Specification. <Project> for. Version 1.0 approved. Prepared by <author(s)> <Organization> <Date created> Software Requirements Specification for Version 1.0 approved Prepared by Software Requirements Specification for Page 2 Table of Contents Revision

More information

Five Ways to Build Flexibility into Industrial Applications with FPGAs

Five Ways to Build Flexibility into Industrial Applications with FPGAs GM/M/A\ANNETTE\2015\06\wp-01154- flexible-industrial.docx Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White

More information

TMS320C672x DSP Serial Peripheral Interface (SPI) Reference Guide

TMS320C672x DSP Serial Peripheral Interface (SPI) Reference Guide TMS320C672x DSP Serial Peripheral Interface (SPI) Reference Guide Literature Number: SPRU718B October 2005 Revised July 2007 2 SPRU718B October 2005 Revised July 2007 Contents Preface... 6 1 Overview...

More information

A Seamless Tool Access Architecture from ESL to End Product

A Seamless Tool Access Architecture from ESL to End Product A Seamless Access Architecture from ESL to End Product Albrecht Mayer Infineon Technologies AG, 81726 Munich, Germany albrecht.mayer@infineon.com Abstract access to processor cores is needed from the first

More information

Introducing StellarisWare

Introducing StellarisWare Introducing StellarisWare Slide 1: This PTM will introduce you to StellarisWare and provide you with a better understanding of its applications. StellarisWare is software that has been made to be used

More information

An Evaluation of the Advantages of Moving from a VHDL to a UVM Testbench by Shaela Rahman, Baker Hughes

An Evaluation of the Advantages of Moving from a VHDL to a UVM Testbench by Shaela Rahman, Baker Hughes An Evaluation of the Advantages of Moving from a VHDL to a UVM Testbench by Shaela Rahman, Baker Hughes FPGA designs are becoming too large to verify by visually checking waveforms, as the functionality

More information

Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy

Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy Sivakumar Vijayakumar Keysight Technologies Singapore Abstract With complexities of PCB design scaling and

More information

Philip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition

Philip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7

More information

iphone Noise Filtration Hardware

iphone Noise Filtration Hardware Iowa State University ECPE Senior Design iphone Noise Filtration Hardware Design Plan Michael Bullis Andrew Mungons Yang Yang 2011 Client Rockwell Collins Faculty Advisor Dr. Zhengdao Wang G r o u p M

More information

Øystein Kolsrud Jasper Design Automation

Øystein Kolsrud Jasper Design Automation Industrial Application of Formal Verification Øystein Kolsrud Jasper Design Automation Copyright Notice and Proprietary Information Published: March 17, 2009 Copyright 2006-2009 Jasper Design Automation,

More information

Hardware-Software Codesign. 1. Introduction

Hardware-Software Codesign. 1. Introduction Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2

More information

Page 1. Outline. A Good Reference and a Caveat. Testing. ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems. Testing and Design for Test

Page 1. Outline. A Good Reference and a Caveat. Testing. ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems. Testing and Design for Test Page Outline ECE 254 / CPS 225 Fault Tolerant and Testable Computing Systems Testing and Design for Test Copyright 24 Daniel J. Sorin Duke University Introduction and Terminology Test Generation for Single

More information

ArduCAM CC3200 UNO board

ArduCAM CC3200 UNO board ArduCAM CC3200 UNO board User Guide Rev 1.2, Mar 2017 Table of Contents 1 Introduction... 2 2 Features... 3 3 Pin Definition... 4 4 Getting Started CC3200 with Energia... 5 4.1 Out of the Box Test... 5

More information

ECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego

ECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego Advanced Digital Winter, 2009 ECE Department UC San Diego dey@ece.ucsd.edu http://esdat.ucsd.edu Winter 2009 Advanced Digital Objective: of a hardware-software embedded system using advanced design methodologies

More information

Platform-based Design

Platform-based Design Platform-based Design The New System Design Paradigm IEEE1394 Software Content CPU Core DSP Core Glue Logic Memory Hardware BlueTooth I/O Block-Based Design Memory Orthogonalization of concerns: the separation

More information

Classification of Semiconductor LSI

Classification of Semiconductor LSI Classification of Semiconductor LSI 1. Logic LSI: ASIC: Application Specific LSI (you have to develop. HIGH COST!) For only mass production. ASSP: Application Specific Standard Product (you can buy. Low

More information

The S6000 Family of Processors

The S6000 Family of Processors The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which

More information

TECHNICAL UNIVERSITY OF KOSICE FACULTY OF ELECTRICAL ENGINEERING AND INFORMATICS. AES Implementation on 8-bit Silabs Microcontrollers.

TECHNICAL UNIVERSITY OF KOSICE FACULTY OF ELECTRICAL ENGINEERING AND INFORMATICS. AES Implementation on 8-bit Silabs Microcontrollers. KEMT 1 TECHNICAL UNIVERSITY OF KOSICE FACULTY OF ELECTRICAL ENGINEERING AND INFORMATICS AES Implementation on 8-bit Silabs Microcontrollers Ioannis Liolis Supervisor: Doc. Ing. Miloš Drutarovský, CSc.

More information

Introduction to Embedded Systems

Introduction to Embedded Systems Stefan Kowalewski, 4. November 25 Introduction to Embedded Systems Part 2: Microcontrollers. Basics 2. Structure/elements 3. Digital I/O 4. Interrupts 5. Timers/Counters Introduction to Embedded Systems

More information

Debugging of FPGA based Prototypes - A Case Study

Debugging of FPGA based Prototypes - A Case Study Proc. Design, Automation and Test in Europe Conference, Designer s Forum, München, 13-16. 3. 2001, pp. 109-113 Debugging of FPGA based Prototypes - A Case Study Rainer Ulrich 1, Wolfgang Grafen 1, Jürgen

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

Booting It Successfully For The First Time In Mainline

Booting It Successfully For The First Time In Mainline Open First Booting It Successfully For The First Time In Mainline Enric Balletbò i Serra Electronics Engineer Hardware and Linux enthusiast Kernel contributor More than 10 years of experience bringing-up

More information

ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS

ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS 39/B, Yogashram Society, Behind Manekbaug Society, Ahmedabad 380015, INDIA TEL - +91-9825366832 EMAIL: gaurav_jogi@yahoo.co.in URL: http://gjmicrosys.tripod.com

More information

Computer Hardware Requirements for Real-Time Applications

Computer Hardware Requirements for Real-Time Applications Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Real-Time Systems, Prof. Kasim Al-Aubidy 1 Lecture

More information

HW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999

HW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999 HW/SW Co-design Design of Embedded Systems Jaap Hofstede Version 3, September 1999 Embedded system Embedded Systems is a computer system (combination of hardware and software) is part of a larger system

More information

CSCI 445 Amin Atrash. Control Architectures. Introduction to Robotics L. Itti, M. J. Mataric

CSCI 445 Amin Atrash. Control Architectures. Introduction to Robotics L. Itti, M. J. Mataric Introduction to Robotics CSCI 445 Amin Atrash Control Architectures The Story So Far Definitions and history Locomotion and manipulation Sensors and actuators Control => Essential building blocks Today

More information

WS_CCESBF7-OUT-v1.00.doc Page 1 of 8

WS_CCESBF7-OUT-v1.00.doc Page 1 of 8 Course Name: Course Code: Course Description: System Development with CrossCore Embedded Studio (CCES) and the ADSP-BF70x Blackfin Processor Family WS_CCESBF7 This is a practical and interactive course

More information

Cover TBD. intel Quartus prime Design software

Cover TBD. intel Quartus prime Design software Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a

More information

What are Embedded Systems? Lecture 1 Introduction to Embedded Systems & Software

What are Embedded Systems? Lecture 1 Introduction to Embedded Systems & Software What are Embedded Systems? 1 Lecture 1 Introduction to Embedded Systems & Software Roopa Rangaswami October 9, 2002 Embedded systems are computer systems that monitor, respond to, or control an external

More information

Betrouwbare Elektronica ontwerpen en Produceren

Betrouwbare Elektronica ontwerpen en Produceren Betrouwbare Elektronica ontwerpen en Produceren Verbeter betrouwbaarheid, time to market en winstgevendheid met boundary scan JTAG Technologies B.V. Rik Doorneweert rik@jtag.com Boundary scan Testing HW

More information

System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey

System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution

More information

Bus AMBA. Advanced Microcontroller Bus Architecture (AMBA)

Bus AMBA. Advanced Microcontroller Bus Architecture (AMBA) Bus AMBA Advanced Microcontroller Bus Architecture (AMBA) Rene.beuchat@epfl.ch Rene.beuchat@hesge.ch Réf: AMBA Specification (Rev 2.0) www.arm.com ARM IHI 0011A 1 What to see AMBA system architecture Derivatives

More information

Cover TBD. intel Quartus prime Design software

Cover TBD. intel Quartus prime Design software Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a

More information

Understanding SPI with Precision Data Converters

Understanding SPI with Precision Data Converters Understanding SPI with Precision Data Converters By: Tony Calabria Presented by: 1 Communication Comparison SPI - Serial Peripheral Interface Bus I2C - Inter- Integrated Circuit Parallel Bus Advantages

More information

Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers

Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers Lecture (4) Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers Prof. Kasim M. Al-Aubidy Philadelphia University-Jordan DERTS-MSc, 2015 Prof. Kasim Al-Aubidy 1 Lecture Outline:

More information

ECE 2162 Intro & Trends. Jun Yang Fall 2009

ECE 2162 Intro & Trends. Jun Yang Fall 2009 ECE 2162 Intro & Trends Jun Yang Fall 2009 Prerequisites CoE/ECE 0142: Computer Organization; or CoE/CS 1541: Introduction to Computer Architecture I will assume you have detailed knowledge of Pipelining

More information

Course Introduction. Purpose: Objectives: Content: Learning Time:

Course Introduction. Purpose: Objectives: Content: Learning Time: Course Introduction Purpose: This course provides an overview of the Renesas SuperH series of 32-bit RISC processors, especially the microcontrollers in the SH-2 and SH-2A series Objectives: Learn the

More information

Software Testing. Software Testing. in the textbook. Chapter 8. Verification and Validation. Verification and Validation: Goals

Software Testing. Software Testing. in the textbook. Chapter 8. Verification and Validation. Verification and Validation: Goals Software Testing in the textbook Software Testing Chapter 8 Introduction (Verification and Validation) 8.1 Development testing 8.2 Test-driven development 8.3 Release testing 8.4 User testing 1 2 Verification

More information

Test and Verification Solutions. ARM Based SOC Design and Verification

Test and Verification Solutions. ARM Based SOC Design and Verification Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion

More information

TEST REPORT POWER SUPPLY AND THERMAL V2

TEST REPORT POWER SUPPLY AND THERMAL V2 CERN European Organization for Nuclear Research Beams Department Radio Frequency RF Feedbacks and Beam Control TEST REPORT POWER SUPPLY AND THERMAL V2 By: Petri Leinonen BE-RF-FB Date: 27.06.2012 TABLE

More information

EMULATOR SETUP MB BIT COMPACT-ICE

EMULATOR SETUP MB BIT COMPACT-ICE Fujitsu Microelectronics Europe Application Note MCU-AN-390077-E-V11 F²MC-16L/LX FAMILY 16-BIT MICROCONTROLLER MB903XX/4XX/5XX/6XX EMULATOR SETUP MB2147-05 16BIT COMPACT-ICE APPLICATION NOTE Revision History

More information

Homework 5: Theory of Operation and Hardware Design Narrative

Homework 5: Theory of Operation and Hardware Design Narrative ECE 477 Digital Systems Senior Design Project Rev 9/12 Homework 5: Theory of Operation and Hardware Design Narrative Team Code Name: Hackers of Catron Group No. 03 Team Member Completing This Homework:

More information

Approximately half the power consumption of earlier Renesas Technology products and multiple functions in a 14-pin package

Approximately half the power consumption of earlier Renesas Technology products and multiple functions in a 14-pin package Renesas Technology to Release R8C/Mx Series of Flash MCUs with Power Consumption Among the Lowest in the Industry and Powerful On-Chip Peripheral Functions Approximately half the power consumption of earlier

More information

Introduction to Embedded Systems

Introduction to Embedded Systems Introduction to Embedded Systems Outline Embedded systems overview What is embedded system Characteristics Elements of embedded system Trends in embedded system Design cycle 2 Computing Systems Most of

More information

Hardware-Software Codesign. 1. Introduction

Hardware-Software Codesign. 1. Introduction Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2

More information

Eliminating Power Supply Design Complexity with Simple Digital Modules

Eliminating Power Supply Design Complexity with Simple Digital Modules White Paper Eliminating Power Supply Design Complexity with Simple Digital Modules Vidisha Gupta, Senior Apps Engineer, Renesas Electronics Corp. Ashish Razdan, Senior Apps Engineer, Renesas Electronics

More information

F²MC-16FX FAMILY ALL SERIES STANDBY MODES & POWER MANAGEMENT 16-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note

F²MC-16FX FAMILY ALL SERIES STANDBY MODES & POWER MANAGEMENT 16-BIT MICROCONTROLLER APPLICATION NOTE. Fujitsu Microelectronics Europe Application Note Fujitsu Microelectronics Europe Application Note MCU-AN-300226-E-V15 F²MC-16FX FAMILY 16-BIT MICROCONTROLLER ALL SERIES STANDBY MODES & POWER MANAGEMENT APPLICATION NOTE Revision History Revision History

More information

Embedded Systems: Hardware Components (part II) Todor Stefanov

Embedded Systems: Hardware Components (part II) Todor Stefanov Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded

More information

Platform for System LSI Development

Platform for System LSI Development Platform for System LSI Development Hitachi Review Vol. 50 (2001), No. 2 45 SOCplanner : Reducing Time and Cost in Developing Systems Tsuyoshi Shimizu Yoshio Okamura Yoshimune Hagiwara Akihisa Uchida OVERVIEW:

More information

STM32 F0 Value Line. Entry-level MCUs

STM32 F0 Value Line. Entry-level MCUs STM32 F0 Value Line Entry-level MCUs Key Messages 2 STM32 F0: Is the Cortex -M0 core generated with ST s STM32 DNA, for cost sensitive designs. The STM32 F0 is benefiting of STM32 DNA, providing the essential

More information

ontap Series 4000 Overview

ontap Series 4000 Overview ontap Series 4000 Overview ontap Series 4000 software and hardware simplifies boundary scan test and programming through out your product life cycle. It enables you to easily and cost effectively design,

More information

Cobham Aerospace FPGA and Radio Communication Capstone Project

Cobham Aerospace FPGA and Radio Communication Capstone Project Cobham Aerospace FPGA and Radio Communication Capstone Project Harper Alfred 323-742-6078 ha73@nau.edu Dan Baronsky 928-445-0165 db459@nau.edu Nick Rowe 480-720-3026 nr243@nau.edu McKenzie Schmidt 907-982-9481

More information

VTS-2007: IP Track IEEE P1581. Challenges Related to Memory Cluster Tests Roger Sowada - Honeywell May XX, 2007

VTS-2007: IP Track IEEE P1581. Challenges Related to Memory Cluster Tests Roger Sowada - Honeywell May XX, 2007 VTS-2007: IP Track IEEE P1581 Challenges Related to Memory Cluster Tests Roger Sowada - Honeywell May XX, 2007 Background Test and Philosophy Industry desires: Identify issues at the earliest possible

More information

Assembling and Debugging VPs of Complex Cycle Accurate Multicore Systems. July 2009

Assembling and Debugging VPs of Complex Cycle Accurate Multicore Systems. July 2009 Assembling and Debugging VPs of Complex Cycle Accurate Multicore Systems July 2009 Model Requirements in a Virtual Platform Control initialization, breakpoints, etc Visibility PV registers, memories, profiling

More information

Lecture (02) PIC16F84 (I)

Lecture (02) PIC16F84 (I) Lecture (02) PIC16F84 (I) By: Dr. Ahmed ElShafee ١ Review of Memory Technologies The PIC 16 Series PIC 16F84A The PIC 16F84A Memory The Oscillator Instruction Cycle Power up and Reset Parallel ports Technical

More information

Hardware and Software Co-Design for Motor Control Applications

Hardware and Software Co-Design for Motor Control Applications Hardware and Software Co-Design for Motor Control Applications Jonas Rutström Application Engineering 2015 The MathWorks, Inc. 1 Masterclass vs. Presentation? 2 What s a SoC? 3 What s a SoC? When we refer

More information

Welcome. Introduction and startup JUMO dtrans ph02. Dipl.-Ing. Manfred Schleicher

Welcome. Introduction and startup JUMO dtrans ph02. Dipl.-Ing. Manfred Schleicher Welcome Introduction and startup JUMO dtrans ph02 Dipl.-Ing. Manfred Schleicher Content Startup of the measuring transmitter function Configuration via the menu basic setting Concept of operations User

More information

7. External Memory Interfaces in Stratix IV Devices

7. External Memory Interfaces in Stratix IV Devices February 2011 SIV51007-3.2 7. External Memory Interfaces in Stratix IV evices SIV51007-3.2 This chapter describes external memory interfaces available with the Stratix IV device family and that family

More information

ASIC world. Start Specification Design Verification Layout Validation Finish

ASIC world. Start Specification Design Verification Layout Validation Finish AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification

More information