The Global Trigger Emulator System for the CMS experiment

Size: px
Start display at page:

Download "The Global Trigger Emulator System for the CMS experiment"

Transcription

1 The Global Trigger Emulator System for the CMS experiment K. Zachariadou a1, T. Geralis 1, S. Kyriazopoulou 1, C. Markou 1, I. Michailakis 1 Abstract--We present the development of the Global Trigger Emulator System (egtp) of the CMS Data Acquisition System (DAQ). The egtp generates Level-1 triggers and exchanges information with other DAQ components. The egtp is based on a multi-purpose PCI board (Generic PCI Platform III) built around an FPGA, hosted in a PC. The board is programmed to function as a trigger summary pseudo-data source with partitioning capabilities. Data transmission is achieved via the SLINK-64 protocol. The egtp aims at decoupling the Leve1-1 trigger system from the readout system, for testing, installation and maintenance purposes. I I. INTRODUCTION n the CMS Data Acquisition System, for every beam crossing (25ns), the Global Trigger Processor (GTP) calculates up to 128 different trigger conditions and combines them to a Level-1 Accept (L1A) signal. The L1A signal is sent via the Timing, Trigger and Control (TTC) optical network to all the Front-End Drivers of the sub-detectors and to the Data Acquisition Event Manager (EVM) (Fig. 1). Furthermore, it controls the delivery of L1A signals according to feedback signals through the Trigger Throttling System (atts, stts). At the same time it guarantees that the sequence of L1A complies with a set of trigger rules of the general form No more than a certain number of L1A triggers within a given time interval, in order to minimize the sub-detector s buffers overflow probability. Detailed description of the Global Trigger can be found in [1]. The egtp (Global Trigger Processor emulator) system emulates most of the GTP s functions. Its implementation is driven by the necessity of testing the performance of the DAQ components during development (Preseries) as well as testing the performance of the DAQ system in run conditions. (The egtp will be part of the final system running in parallel with the GTP system). Moreover, during the DAQ system installation in the surface, the GTP emulator will be used to decouple the Level1 system (underground area) from the readout system (surface) (Fig. 1). a Corresponding author, Katerina.Zachariadou@cern.ch, (telephone: ) 1 K. Zachariadou is with the Institute of Nuclear Physics, NCSR Demokritos, GR Ag. Paraskevi Attiki, Greece and the University of Aegean, Fostini 31, GR Chios, Greece 1 T. Geralis is with the Institute of Nuclear Physics, NCSR Demokritos, GR Ag. Paraskevi Attiki, Greece (telephone: , e- mail: Theodoros.Geralis@cern.ch) 1 S. Kyriazopoulou is with the Institute of Nuclear Physics, NCSR Demokritos, GR Ag. Paraskevi Attiki, Greece (telephone: , Sophia.Kyriazopoulou@cern.ch) 1 C. Markou is with the Institute of Nuclear Physics, NCSR Demokritos, GR Ag. Paraskevi Attiki, Greece (telephone: , e- mail: christos.markou@inp.demokritos.gr) 1 I. Michailakis is with the Institute of Nuclear Physics, NCSR Demokritos, GR Ag. Paraskevi Attiki, Greece (telephone: , e- mail: imich@otenet.gr) Fig. 1. The Global Trigger Emulator System( egtp) in the CMS DAQ. II. THE GTP EMULATOR SYSTEM A. Overview The egtp system performs the following functions: a) random generation of L1A triggers for each partition. These are generated at non-empty beam crossings and user defined frequency in the range of 10Hz to 123kHz. (Moreover, the delivery of L1A triggers complies with a set of trigger rules imposed by the sub-detectors of each partition.) L1A triggers

2 are sent via a distribution system used to broadcast signals to the FRLs, b) partitioning (there are eight DAQ partitions and the number of sub-detector partitions in each DAQ partition is limited to eight [2]), c) emulation of the LHC proton beam structure, d) generation of trigger summary pseudo-data, encapsulated in the FED Common Data Format [2], to be sent to the FED Builder and e) receipt of feedback signals from DAQ partitions and from detector partitions (stts-fmm) [( 72 b e] 2 + [( 72 b e] + bunches = [( 72 b e] where b denotes full bunch crossings and e, empty ones. 3 + () 1 B. The egtp hardware and configuration code The egtp system is based on a generic, multi-purpose PCI card, (Generic PCI Platform III-GIII) [3] developed within the CMS DAQ group. The GIII board is a PCI 64b@66MHz board featuring a single FPGA (APEX with 400k gates, from Altera), 1MB flash RAM, a 32MB SDRAM, a set of user s connectors plus connectors compliant with the S-LINK64 (64b@66MHz)[4] pin-out. The GIII board is plugged into a PC (64b@66MHz) running Linux OS. The egtp is controlled via dedicated user s interface processes (LabView virtual instruments, or C-programs). For development purposes, data are transferred, via the SLINK-64 protocol, into a second GIII board (receiver) and are retrieved by dedicated readout software. The general FPGA configuration is shown in Fig. 2. The code for the PCI controller, the SLINK-64 controller and the JTAG has been developed using Quartus 2.2 (Altera) design software [5], whereas the code for the GTP emulation has been developed using DK1 1.1 (Celoxica) design software [6]. Fig. 2. FPGA configuration schematic. C. The egtp design The main functional blocks of the egtp design are shown in Fig. 3. To emulate the LHC bunch crossing frequency a quartz (40MHz) on the GIII board is used. The BX_gen module emulates the LHC proton beam structure. The total length of each orbit is 3564 bunch crossing intervals (89µs). The proton bunches are grouped in 39 trains, 72 bunches each. At the end of the orbit there is a period of 119 missing bunches (3µs long). This structure is represented by the formula: Fig. 3. The egtp functional block diagram. The beam structure signal (BX) is fed to the Level-1 generator module (L1_Gen). For each partition the L1_Gen module generates eight random LlA signals by implementing 22-bits long random number generators. L1A signals are generated only at non-empty bunch crossings and at frequencies defined by the user (10Hz to 123kHz). The partition selection and the associated rates for each partition are set via the PCI. The L1_Gen module associates the following data, according to the trigger summary block [2]: a) a bunch crossing number (12b) counting the number of bunch crossings within each LHC orbit, b) an event number (24b) counting the number of L1A signals per DAQ partition, c) a trigger number (24b) counting all the L1A signals generated since the last egtp reset, d) a DAQ partition number (3b), indicating the DAQ partition that gives the L1A signal, e) an orbit number (32b) counting the number of orbits since the last egtp reset. The trigger summary block data are formatted with the common FED Data encapsulation format [2] as seven 65-bits words. Given the fact that the assertion of Level-1 triggers must follow a set of trigger rules in order to minimize the subdetector s buffers overflow probability, different trigger rules are implemented in the L1_Gen module code for each subdetector of the DAQ partitions. The different trigger rules for the sub-detectors are listed in Table I.

3 TABLE I TRIGGER RULES [6] Detectors Trigger rules All sub-detectors At least one empty BX between subsequent triggers Pixel, Tracker, Muons At least 2 empty BXs between CSC subsequent triggers HCAL No more than 22 triggers per orbit Pixel Empty orbit after a period of one second Preshower No more than 1+13 triggers over the service time of 5.4 s The L1_Gen module receives feedback signals (interpreted as inhibit of all Level-1 triggers) from: a) atts_busy (x8) (DAQ-partitions, FRL, etc) b) stts_busy (x8) (sub-detector partitions) c) S-LINK64 controller (LFF). The LFF signal is LOW (backpressure) when the receiver is not running or cannot accept more data and d) the event buffer (see below), in case that the local FIFO has less than 16 empty words. The Write_Evm module receives the data fragments (seven 65-bit words in parallel) and temporarily stores them in a cyclic event buffer of two events length. The buffering is necessary to serialize the output data stream and to avoid dead time when successive triggers occur. If the local FIFO ( bit words length) has at least sixteen empty words then data fragments are fed to it and then flow out to the receiver via the S-LINK64 CMC cards upon receipt of a read_fifo command from the S-LINK64 controller (section II.E.). Furthermore, event losses and dead time statistics are kept in counters that can be read by the PCI. D. PCI controller The PCI controller provides PCI communication plus registers for control, status, error and reset operations. In total there are 13 registers that can be accessed by the PCI. E. S-LINK64 controller To transfer the GTP Emulator pseudo-data, the S-LINK64 (Simple Link Interface in a Common Mezzanine Card) protocol is used. Detailed description of the S-LINK64 can be found in [4]. Upon the reception of the UWEN command (UWEN=low) from the PCI controller, the S-LINK64 controller initiates the reading of the local FIFO, so that data start to flow to the receiver side. Backpressure signal (LFF=low) is sent to the L1_gen module when the receiver cannot accept more data or LDOWN signal is low, indicating that the receiver does not run. FRL that broadcasts the data fragments to the FED Builder. Interface to the Trigger distribution system and the Throttling (atts, stts) system: a) The egtp system distributes eight L1A signals to the eight sub-detector partitions (FRLs). b) Each of the eight sub detector partitions sends to the egtp system, via FRL-sTTS 1, four LVDS signals (READY, BUSY, OUT_OF_SYNC and WARNING). If a sub-detector sends a not READY signal the egtp system inhibits L1A for the partition in which the subdetector belongs. c) Each of the eight DAQ partition controllers (atts) receives from the egtp system its status and sends to the egtp system four LVDS signals (READY, BUSY, OUT_OF_SYNC and WARNING). If a partition sends a not READY signal, the egtp system inhibits L1A signal for this partition. The signals a), b), and c) are transmitted to the external systems via a specially designed module (egtp-io), with an Altera-ACEX 30k, which performs the necessary encoding/decoding from/to LVDS/TTL signals. The connection of the egtp-io to the egtp is done via a Mezzanine card (egtp CMC) plugged on the fast GIII connector (Fig.4, Fig.5) Fig. 4.The egtp interfaces schematic. III. INTERFACES The egtp system has the following hardware interfaces to external systems (Fig.4): Interface to the Event Manager: The egtp system sends (via SLINK-64) the L1A data fragments (encapsulated in the FED Common Data Format) to an 1 The equivalent of stts of the real system

4 Trigger number, partition event number and trigger rules have been verified for a large number of accumulated events (up to 2x10 9 ) for trigger rates 10kHz up to totally 750kHz and for different DAQ partition and sub-detectors partition schemes (up to eight partitions). The synchronization of the L1A signal with the corresponding event fragment has been verified up to 2x10 8 events, using a fast CAEN counter timer, at a rate of 120kHz. Moreover, the event timing has been tested, for different trigger rates, to follow Poisson statistics (Fig. 6). Fig. 5. a) The egtp-io module (left), the egtp system (middle) and the EVM receiver board (right) are shown, together with the connection of egtp to/from egtp-io (flat cable) and the connection to EVM receiver (LVDS S- LINK64 cable), b) close-up view of the egtp system board. IV. PERFORMANCE TESTS An egtp test-bench has been set up in order to test the performance of the system (Fig.4). It is implemented by a PC running Linux RedHat7.3.3 with 64b@66MHz PCI bus. The egtp is implemented by a GIII card and sends event fragments, via the S-LINK64 CMC cards, into a second GIII card (receiver) plugged into the PC. To control the egtp a set of drivers have been developed based on LabView (National Instruments [7]) whereas the FedKit 1_30 software [8] has been used to read and analyze data in the receiver side. Two different sets of tests have been performed using this test-bench. In the first test (slow test; limited to rates up to 20KHz) data arriving via the S-LINK64 are dumped into the PC s hard disk and are analyzed offline in order to verify that the system responds adequately to the S-LINK64 backpressure and that the LHC beam structure is correctly reproduced. In the second test, fast readout measurements have been taken and data are read and analyzed online at full speed. Fig. 6. Probability of observing a subsequent trigger as a function of time for events generated at 100kHz. V. CONCLUSIONS A Global Trigger Processor Emulator system (egtp) has been developed aiming at decoupling the L1 trigger system (underground) from the readout system (surface DAQ) for testing, installation and maintenance purposes. The egtp system emulates the Global Trigger Processor by generating level-1 triggers, applying partitioning, emulating the LHC proton beam structure, generating trigger summary pseudodata and receiving feedback signals from DAQ and detector partitions. The egtp system is based on the multi-purpose PCI card Generic III hosted in a Personal Computer and data transmission to the receiver board (FRL) is achieved via the SLINK-64 protocol. Extensive tests have verified that the system responds satisfactorily to the S-LINK64 backpressure and that the LHC beam structure is correctly reproduced. Furthermore, the trigger number, partition event number, trigger rules and event timing have been verified for a large number of accumulated events, for different trigger rates and for different DAQ partition and sub-detectors partition schemes.

5 VI. ACKNOWLEDGMENT We wish to thank Eric Cano and Dominique Gigi for their constant support during the development and testing of the egtp system. Fruitful discussions with Christoph Schwick and Joao Varela are gratefully acknowledged. VII. REFERENCES [1] CMS Collaboration, "The Trigger and Data Acquisition project, Volume I, TDR", CERN/LHCC 2000/038. [2] CMS Collaboration, "The Trigger and Data Acquisition project, Volume II, TDR", CERN/LHCC 2002/026. [3] "GIII FedKit", [4] A. Racz, R. McLaren, E. van der Bij, "The S-LINK 64 bit extension", [5] Altera, [6] Celoxica, [7] National Instruments, [8] V. Brigljevic, G. Bruno, E. Cano, S. Cittolin, S. Erhan, D. Gigi, F. Glege, R. Gomez-Reino Garrido, M. Gulmini, J. Gutleber, C. Jacobs, M. Kozlovszky, H. Larsen, I. Magrans de Abril, F. Meijers, E. Meschi, S. Murray, A. Oh,L. Orsini, L. Pollet, A. Racz, D. Samyn, P. Scharff- Hansen, C. Schwick, P. Sphicas, J. Varela, "FEDkit: a design reference for CMS data acquisition inputs", CMS CR 2003/036

Global Trigger Processor Emulator

Global Trigger Processor Emulator Global Trigger Processor Emulator Dr. Katerina Zachariadou Athens University Paris Sphicas Vassilis Karageorgos (Diploma) NCSR Demokritos Theo Geralis Christos Markou Isidoros Michailakis (Electronics

More information

Dominique Gigi CMS/DAQ. Siena 4th October 2006

Dominique Gigi CMS/DAQ. Siena 4th October 2006 . CMS/DAQ overview. Environment. FRL-Slink (Front-End Readout Link) - Boards - Features - Protocol with NIC & results - Production.FMM (Fast Monitoring Module) -Requirements -Implementation -Features -Production.Conclusions

More information

CMS Conference Report

CMS Conference Report Available on CMS information server CMS CR 2007/016 FERMILAB-CONF-07-364-E CMS Conference Report 15 May 2007 CMS DAQ Event Builder Based on Gigabit Ethernet G. Bauer, V. Boyer, J. Branson, A. Brett, E.

More information

The CMS Event Builder

The CMS Event Builder Computing in High Energy and Nuclear Physics, -8 March, La Jolla, California The CMS Event Builder V. Brigljevic, G. Bruno, E. Cano, S. Cittolin, A. Csilling, D. Gigi, F. Glege, R. Gomez-Reino, M. Gulmini,

More information

Run Control and Monitor System for the CMS Experiment

Run Control and Monitor System for the CMS Experiment Run Control and Monitor System for the CMS Experiment V. Brigljevic, G. Bruno, E. Cano, S. Cittolin, A. Csilling, D. Gigi, F. Glege, R. Gomez-Reino, M. Gulmini 1,*, J. Gutleber, C. Jacobs, M. Kozlovszky,

More information

Using XDAQ in Application Scenarios of the CMS Experiment

Using XDAQ in Application Scenarios of the CMS Experiment Computing in High-Energy and Nuclear Physics, La Jolla CA, March 24-28, 2003 1 Using XDAQ in Application Scenarios of the CMS Experiment V. Brigljevic, G. Bruno, E. Cano, A. Csilling, S. Cittolin, D. Gigi,

More information

The data-acquisition system of the CMS experiment at the LHC

The data-acquisition system of the CMS experiment at the LHC The data-acquisition system of the CMS experiment at the LHC G Bauer 7, B Beccati 2, U Behrens 1, K Biery 6, O Bouffet 2, J Branson 5, S Bukowiec 2, E Cano 2, H Cheung 6, M Ciganek 2, S Cittolin 3a, J

More information

EMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University

EMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University EMU FED --- Crate and Electronics B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling The Ohio State University ESR, CERN, November 2004 EMU FED Design EMU FED: Outline FED Crate & Custom Backplane

More information

The Run Control and Monitoring System of the CMS Experiment

The Run Control and Monitoring System of the CMS Experiment The Run Control and Monitoring System of the CMS Experiment G. Bauer g, V. Boyer d, J. Branson f, A. Brett d, E. Cano d, A. Carboni d, M. Ciganek d, S.Cittolin d, S. Erhan de, D. Gigi d, F. Glege d, R.

More information

The CMS Event Builder

The CMS Event Builder The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme

More information

10 Gbps TCP/IP streams from the FPGA for the CMS DAQ eventbuilder network

10 Gbps TCP/IP streams from the FPGA for the CMS DAQ eventbuilder network Home Search Collections Journals About Contact us My IOPscience 10 Gbps TCP/IP streams from the FPGA for the CMS DAQ eventbuilder network This content has been downloaded from IOPscience. Please scroll

More information

S-LINK: A Prototype of the ATLAS Read-out Link

S-LINK: A Prototype of the ATLAS Read-out Link : A Prototype of the ATLAS Read-out Link Erik van der Bij, Robert McLaren, Zoltán Meggyesi EP-Division CERN, CH-1211 Geneva 23 Abstract The ATLAS data acquisition system needs over 1500 read-out links

More information

Trigger and Data Acquisition at the Large Hadron Collider

Trigger and Data Acquisition at the Large Hadron Collider Trigger and Data Acquisition at the Large Hadron Collider Acknowledgments (again) This overview talk would not exist without the help of many colleagues and all the material available online I wish to

More information

TTC/TTS Tester (TTT) Module User Manual

TTC/TTS Tester (TTT) Module User Manual TTC/TTS Tester (TTT) Module User Manual Eric Hazen hazen@bu.edu, Christopher Woodall cwoodall@bu.edu, Charlie Hill chill90@bu.edu May 24, 2013 1 Contents 1 Overview 3 2 Quick Start Guide 4 3 Hardware Description

More information

Velo readout board RB3. Common L1 board (ROB)

Velo readout board RB3. Common L1 board (ROB) Velo readout board RB3 Testing... Common L1 board (ROB) Specifying Federica Legger 10 February 2003 1 Summary LHCb Detectors Online (Trigger, DAQ) VELO (detector and Readout chain) L1 electronics for VELO

More information

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only

More information

The CMS High Level Trigger System: Experience and Future Development

The CMS High Level Trigger System: Experience and Future Development Journal of Physics: Conference Series The CMS High Level Trigger System: Experience and Future Development To cite this article: G Bauer et al 2012 J. Phys.: Conf. Ser. 396 012008 View the article online

More information

Read-out of High Speed S-LINK Data Via a Buffered PCI Card

Read-out of High Speed S-LINK Data Via a Buffered PCI Card Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao Talk for the 4 th PCaPAC International Workshop - This is the paper copy version of the presentation- Slide 9th is repeated due to an

More information

HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:

HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table

More information

THE ALFA TRIGGER SIMULATOR

THE ALFA TRIGGER SIMULATOR Vol. 46 (2015) ACTA PHYSICA POLONICA B No 7 THE ALFA TRIGGER SIMULATOR B. Dziedzic Tadeusz Kościuszko Cracow University of Technology, Institute of Physics Podchorążych 1, 30-084 Kraków, Poland K. Korcyl

More information

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland Available on CMS information server CMS CR -2009/066 The Compact Muon Solenoid Experiment Conference Report Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland 11 May 2009 Dynamic configuration of

More information

ATLAS TDAQ RoI Builder and the Level 2 Supervisor system

ATLAS TDAQ RoI Builder and the Level 2 Supervisor system ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair 1, J. Dawson 1, G. Drake 1, W. Haberichter 1, J. Schlereth 1, M. Abolins 2, Y. Ermoline 2, B. G. Pope 2 1 Argonne National Laboratory,

More information

RPC Trigger Overview

RPC Trigger Overview RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons

More information

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland Available on CMS information server CMS CR -2009/065 The Compact Muon Solenoid Experiment Conference Report Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland 08 May 2009 The CMS event builder and

More information

The CMS L1 Global Trigger Offline Software

The CMS L1 Global Trigger Offline Software The CMS L1 Global Offline Software Vasile Mihai Ghete Institute for High Energy Physics, Vienna, Austria Seminar 08-09 June 2009, HEPHY Vienna CMS experiment Tracker pixel detector: 3 barrel layers, 2

More information

A real time electronics emulator with realistic data generation for reception tests of the CMS ECAL front-end boards

A real time electronics emulator with realistic data generation for reception tests of the CMS ECAL front-end boards Available on CMS information server CMS CR 2005/029 November 4 th, 2005 A real time electronics emulator with realistic data generation for reception tests of the CMS ECAL front-end s T. Romanteau Ph.

More information

2008 JINST 3 S Data Acquisition. Chapter 9

2008 JINST 3 S Data Acquisition. Chapter 9 Chapter 9 Data Acquisition The architecture of the CMS Data Acquisition (DAQ) system is shown schematically in figure 9.1. The CMS Trigger and DAQ system is designed to collect and analyse the detector

More information

MCC-DSM Specifications

MCC-DSM Specifications DETECTOR CHIP BUMP ELECTRONIC CHIP MCC Design Group Receiver Issue: Revision: 0.1 Reference: ATLAS ID-xx Created: 30 September 2002 Last modified: 7 October 2002 03:18 Edited By: R. Beccherle and G. Darbo

More information

The FTK to Level-2 Interface Card (FLIC)

The FTK to Level-2 Interface Card (FLIC) The FTK to Level-2 Interface Card (FLIC) J. Anderson, B. Auerbach, R. Blair, G. Drake, A. Kreps, J. Love, J. Proudfoot, M. Oberling, R. Wang, J. Zhang November 5th, 2015 2015 IEEE Nuclear Science Symposium

More information

USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000

USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000 USCMS HCAL FERU: Front End Readout Unit Drew Baden University of Maryland February 2000 HCAL Front-End Readout Unit Joint effort between: University of Maryland Drew Baden (Level 3 Manager) Boston University

More information

The Front-End Driver Card for the CMS Silicon Strip Tracker Readout.

The Front-End Driver Card for the CMS Silicon Strip Tracker Readout. The Front-End Driver Card for the CMS Silicon Strip Tracker Readout. S.A. Baird 1, K.W. Bell 1, E. Corrin 2, J.A. Coughlan 1, C.P. Day 1, C. Foudas 2, E.J. Freeman 1, W.J.F. Gannon 1, G. Hall 2, R.N.J.

More information

Front End Electronics. Level 1 Trigger

Front End Electronics. Level 1 Trigger 0. CMS HCAL rigger and Readout Electronics Project he overall technical coordination for the HCAL trigger and readout electronics (ri- DAS) project will be located in the Maryland HEP group, led by Drew

More information

A flexible stand-alone testbench for facilitating system tests of the CMS Preshower

A flexible stand-alone testbench for facilitating system tests of the CMS Preshower A flexible stand-alone testbench for facilitating system tests of the CMS Preshower Paschalis Vichoudis 1,2, Serge Reynaud 1, David Barney 1, Wojciech Bialas 1, Apollo Go 3, Georgios Sidiropoulos 2, Yves

More information

10Gbps TCP/IP streams from the FPGA

10Gbps TCP/IP streams from the FPGA TWEPP 2013 10Gbps TCP/IP streams from the FPGA for the CMS DAQ Eventbuilder Network Petr Žejdl, Dominique Gigi on behalf of the CMS DAQ Group 26 September 2013 Outline CMS DAQ Readout System TCP/IP Introduction,

More information

Detector Control LHC

Detector Control LHC Detector Control Systems @ LHC Matthias Richter Department of Physics, University of Oslo IRTG Lecture week Autumn 2012 Oct 18 2012 M. Richter (UiO) DCS @ LHC Oct 09 2012 1 / 39 Detectors in High Energy

More information

Istituto Nazionale di Fisica Nucleare A FADC based DAQ system for Double Beta Decay Experiments

Istituto Nazionale di Fisica Nucleare A FADC based DAQ system for Double Beta Decay Experiments Istituto Nazionale di Fisica Nucleare A FADC based DAQ system for Double Beta Decay Experiments Description of the DAQ system PC control and Data analysis Future developments 1 Acquisition System for Pulse

More information

A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade

A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade F. Alessio 1, C. Caplan, C. Gaspar 1, R. Jacobsson 1, K. Wyllie 1 1 CERN CH-, Switzerland CBPF Rio de Janeiro, Brazil Corresponding

More information

Trigger Layout and Responsibilities

Trigger Layout and Responsibilities CMS EMU TRIGGER ELECTRONICS B. Paul Padley Rice University February 1999 Trigger Layout and Responsibilities Basic Requirements z Latency: < 3.2 us z Fully pipelined synchronous architecture, dead time

More information

The FEROL40, a microtca card interfacing custom point-to-point links and standard TCP/IP

The FEROL40, a microtca card interfacing custom point-to-point links and standard TCP/IP The FEROL40, a microtca card interfacing custom point-to-point links and standard TCP/IP 1 CERN 23 Geneva, Switzerland E-mail: dominique.gigi@cern.ch Jean-Marc Andre (5), Ulf Behrens (1), James Branson

More information

Level 0 trigger decision unit for the LHCb experiment

Level 0 trigger decision unit for the LHCb experiment Level 0 trigger decision unit for the LHCb experiment J. Laubser, H. Chanal, R. Cornat, O. Deschamps, M. Magne, P. Perret for the LHCb Collaboration Laboratoire de Physique Corpusculaire (IN2P3/CNRS),

More information

Track-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida

Track-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida Track-Finder Test Results and VME Backplane R&D D.Acosta University of Florida 1 Technical Design Report Trigger TDR is completed! A large amount effort went not only into the 630 pages, but into CSC Track-Finder

More information

AMC13 Register Display Documentation

AMC13 Register Display Documentation AMC13 Register Display Documentation Automatically Generated from status.cc in HCAL xdaq August 9, 2012 Status register at offset 0 in Virtex address space [ctrl regs] Reading this registers reports basic

More information

High level trigger configuration and handling of trigger tables in the CMS filter farm

High level trigger configuration and handling of trigger tables in the CMS filter farm Journal of Physics: Conference Series High level trigger configuration and handling of trigger tables in the CMS filter farm To cite this article: G Bauer et al 2008 J. Phys.: Conf. Ser. 119 022011 View

More information

The ATLAS High Level Trigger Region of Interest Builder

The ATLAS High Level Trigger Region of Interest Builder Preprint typeset in JINST style - PAPER VERSION ATL-DAQ-PUB-2007-001 The ATLAS High Level Trigger Region of Interest Builder Robert Blair, John Dawson, Gary Drake, William Haberichter, James Schlereth,

More information

Ignacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri

Ignacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri *** Draft *** 15/04/97 *** MK/RK/KTP/AR *** ***use color print!!!*** RPC Muon Trigger Detector Control Ignacy Kudla, Radomir Kupczak, Krzysztof Pozniak, Antonio Ranieri $Ã&06 Ã*(1(5$/ RPC Muon Trigger

More information

Proposal for Digitizer-to-SLINK Interface Card

Proposal for Digitizer-to-SLINK Interface Card Proposal for Digitizer-to-SLINK Interface Card J. Pilcher (for Haifeng Wu) 10-Sept-1999 Overview Located in drawers (1 interface board/drawer) Input from 8 digitizer boards (16 DMU chips) Output to ROD

More information

Data Acquisition Software for CMS HCAL Testbeams

Data Acquisition Software for CMS HCAL Testbeams Data Acquisition Software for CMS HCAL Testbeams J. Mans and W. Fisher Princeton University, Princeton, NJ 08544, USA Although CMS will not start operation for several years, many subdetector groups have

More information

DT3016. High-Speed, Multifunction PCI Data Acquisition Board. Overview. Key Features. Supported Operating Systems

DT3016. High-Speed, Multifunction PCI Data Acquisition Board. Overview. Key Features. Supported Operating Systems DT3016 High-Speed, Multifunction PCI Data Acquisition Board Overview The DT3016 provides a full range of PCI compatible, plug-in data acquisition boards for high-speed, high accuracy, and high channelcount

More information

First operational experience with the CMS Run Control System

First operational experience with the CMS Run Control System First operational experience with the CMS Run Control System The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published

More information

The LHC Compact Muon Solenoid experiment Detector Control System

The LHC Compact Muon Solenoid experiment Detector Control System Journal of Physics: Conference Series The LHC Compact Muon Solenoid experiment Detector Control System To cite this article: G Bauer et al 2011 J. Phys.: Conf. Ser. 331 022009 View the article online for

More information

A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade

A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade Journal of Instrumentation OPEN ACCESS A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade Recent citations - The Versatile Link Demo Board (VLDB) R. Martín Lesma et al To cite

More information

The ATLAS Level-1 Muon to Central Trigger Processor Interface

The ATLAS Level-1 Muon to Central Trigger Processor Interface The ATLAS Level-1 Muon to Central Processor D. Berge a, N. Ellis a, P. Farthouat a, S. Haas a, P. Klofver a, A. Krasznahorkay a,b, A. Messina a, T. Pauly a, G. Schuler a, R. Spiwoks a, T. Wengler a,c a

More information

Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger

Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger H.Kano*, K.Hasuko, Y.Matsumoto, Y.Nakamura, *Corresponding Author: kano@icepp.s.u-tokyo.ac.jp ICEPP, University of Tokyo, 7-3-1

More information

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

Electronics on the detector Mechanical constraints: Fixing the module on the PM base. PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving

More information

Schematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.

Schematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram. A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board

More information

CSC Trigger Motherboard

CSC Trigger Motherboard CSC Trigger Motherboard Functions of TMB Tests: Performance at summer 2003 test beam Radiation, magnetic fields, etc. Plans for TMB production and testing 1 Cathode LCT CSC Trigger Requirements Identify

More information

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System The Track-Finding Processor for the Level- Trigger of the CMS Endcap Muon System D. Acosta, A. Madorsky (Madorsky@phys.ufl.edu), B. Scurlock, S.M. Wang University of Florida A. Atamanchuk, V. Golovtsov,

More information

Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE AI-1616L-LPE 1. Ver.1.01

Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE AI-1616L-LPE 1. Ver.1.01 High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE *Specifications, colors and design of the products are subject to change without notice. This product is a multi-function,

More information

The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA

The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout

More information

The MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1

The MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1 The MROD The MDT Precision Chambers ROD Adriaan König University of Nijmegen 5 October 2000 2nd ATLAS ROD Workshop 1 Contents System Overview MROD-0 Prototype MROD-1 Prototype Performance Study FE Parameter

More information

Vertex Detector Electronics: ODE to ECS Interface

Vertex Detector Electronics: ODE to ECS Interface Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline

More information

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President

More information

The CCD-S3600-D(-UV) is a

The CCD-S3600-D(-UV) is a Advanced Digital High-Speed CCD Line Camera CCD-S3600-D(-UV) USB 2.0 Plug & Play The CCD-S3600-D(-UV) is a complete and ready to use high-speed digital CCD line scan camera. The device includes many advanced

More information

INFN Padova INFN & University Milano

INFN Padova INFN & University Milano GeDDAQ and Online Control Status t Report INFN Padova INFN & University Milano Calin A. Ur General Layout New Features - DMA readout from PCI - updated core PCI PCI transfer at 32bit/66MHz max.output rate

More information

DTTF muon sorting: Wedge Sorter and Barrel Sorter

DTTF muon sorting: Wedge Sorter and Barrel Sorter DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts

More information

The ALICE TPC Readout Control Unit

The ALICE TPC Readout Control Unit The ALICE TPC Readout Control Unit C. González Gutiérrez, R. Campagnolo, C. Engster, A. Junique, B. Mota, L.Musa CERN, Geneva 3, Switzerland Carmen.Gonzalez.Gutierrez@cern.ch J. Alme, J. Lien, B. Pommersche,

More information

Control and Monitoring of the Front-End Electronics in ALICE

Control and Monitoring of the Front-End Electronics in ALICE Control and Monitoring of the Front-End Electronics in ALICE Peter Chochula, Lennart Jirdén, André Augustinus CERN, 1211 Geneva 23, Switzerland Peter.Chochula@cern.ch Abstract This paper describes the

More information

Investigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example

Investigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example Journal of Physics: Conference Series PAPER OPEN ACCESS Investigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example

More information

DaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards

DaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards 16-Bit, 200-kHz PCI Data Acquisition Boards Features 16-bit, 200-kHz A/D converter 8 differential or 16 single-ended analog inputs (software selectable per channel) Up to four boards can be installed into

More information

Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments

Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments T. Higuchi, H. Fujii, M. Ikeno, Y. Igarashi, E. Inoue, R. Itoh, H. Kodama, T. Murakami, M. Nakao, K. Nakayoshi,

More information

PETsys SiPM Readout System

PETsys SiPM Readout System SiPM Readout System FEB/A_v2 FEB/S FEB/I The SiPM Readout System is designed to read a large number of SiPM photo-sensor pixels in applications where a high data rate and excellent time resolution is required.

More information

CMS FPGA Based Tracklet Approach for L1 Track Finding

CMS FPGA Based Tracklet Approach for L1 Track Finding CMS FPGA Based Tracklet Approach for L1 Track Finding Anders Ryd (Cornell University) On behalf of the CMS Tracklet Group Presented at AWLC June 29, 2017 Anders Ryd Cornell University FPGA Based L1 Tracking

More information

Analog Input Sample Rate

Analog Input Sample Rate ECONseries Low Cost USB Data Acquisition Modules Overview The ECONseries is a flexible yet economical series of multifunction DAQ modules. You chse the number of analog I/O and digital I/O channels, the

More information

A Data Readout Approach for Physics Experiment*

A Data Readout Approach for Physics Experiment* A Data Readout Approach for Physics Experiment* HUANG Xi-Ru( 黄锡汝 ) 1,2; 1) 1,2; 2) CAO Ping( 曹平 ) GAO Li-Wei( 高力为 ) 1,2 ZHENG Jia-Jun( 郑佳俊 ) 1,2 1 State Key Laboratory of Particle Detection and Electronics,

More information

Atlantis MultiRob Scenario

Atlantis MultiRob Scenario Atlantis MultiRob Scenario --------------------------------- The ATLANTIS system is described in the attached document robscenario.pdf and can be viewed as a standard PC with a number of FPGA co-processors.

More information

Field Program mable Gate Arrays

Field Program mable Gate Arrays Field Program mable Gate Arrays M andakini Patil E H E P g r o u p D H E P T I F R SERC school NISER, Bhubaneshwar Nov 7-27 2017 Outline Digital electronics Short history of programmable logic devices

More information

A 3-D Track-Finding Processor for the CMS Level-1 Muon Trigger

A 3-D Track-Finding Processor for the CMS Level-1 Muon Trigger A 3-D Track-Finding Processor for the CMS Level-1 Muon Trigger D.Acosta, B.Scurlock*, A.Madorsky, H.Stoeck, S.M.Wang Department of Physics, University of Florida, Gainesville, FL 32611, USA V.Golovtsov,

More information

NEMbox / NIMbox Programmable NIM Module

NEMbox / NIMbox Programmable NIM Module NEMbox / NIMbox Programmable NIM Module Request Quote NEMbox / NIMbox Programmable NIM Module NEMbox (Nuclear Electronics Miniature Box) is a programmable Logic / DAQ module, powered either in a NIM crate

More information

arxiv: v1 [nucl-ex] 26 Oct 2008

arxiv: v1 [nucl-ex] 26 Oct 2008 1 arxiv:0810.4723v1 [nucl-ex] 26 Oct 2008 TRB for HADES and FAIR experiments at GSI I. FROHLICH, C. SCHRADER, H. STROBELE, J. STROTH, A.TARANTOLA Institut fur Kernphysik, Johann Goethe-Universitat, 60486

More information

LHCb Online System BEAUTY-2002

LHCb Online System BEAUTY-2002 BEAUTY-2002 8th International Conference on B-Physics at Hadron machines June 17-21 2002 antiago de Compostela, Galicia (pain ) Niko Neufeld, CERN EP (for the LHCb Online Team) 1 Mission The LHCb Online

More information

Streaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab

Streaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab Streaming Readout, the JLab perspective Graham Heyes Data Acquisition Support Group Jefferson Lab Introduction After the 12 GeV accelerator upgrade all four halls took production data in Spring of this

More information

BTeV at C0. p p. Tevatron CDF. BTeV - a hadron collider B-physics experiment. Fermi National Accelerator Laboratory. Michael Wang

BTeV at C0. p p. Tevatron CDF. BTeV - a hadron collider B-physics experiment. Fermi National Accelerator Laboratory. Michael Wang BTeV Trigger BEAUTY 2003 9 th International Conference on B-Physics at Hadron Machines Oct. 14-18, 2003, Carnegie Mellon University, Fermilab (for the BTeV collaboration) Fermi National Accelerator Laboratory

More information

EASY-NIM 928 Suite. High Performance, Multi-Function Nuclear MCA/Counter/Timer/Rate Meter

EASY-NIM 928 Suite. High Performance, Multi-Function Nuclear MCA/Counter/Timer/Rate Meter High Performance, Multi-Function Nuclear MCA/Counter/Timer/Rate Meter A unique, PC-enabled NIM solution delivering unmatched flexibility, reliability, and ease-of-use. Introduction The ORTEC EASY-NIM 928

More information

A LVL2 Zero Suppression Algorithm for TRT Data

A LVL2 Zero Suppression Algorithm for TRT Data A LVL2 Zero Suppression Algorithm for TRT Data R. Scholte,R.Slopsema,B.vanEijk, N. Ellis, J. Vermeulen May 5, 22 Abstract In the ATLAS experiment B-physics studies will be conducted at low and intermediate

More information

The MROD. The Read Out Driver for the ATLAS MDT Muon Precision Chambers

The MROD. The Read Out Driver for the ATLAS MDT Muon Precision Chambers The MROD The Read Out Driver for the ATLAS MDT Muon Precision Chambers Design Review Report Overview Marcello Barisonzi, Henk Boterenbrood, Rutger van der Eijk, Peter Jansweijer, Gerard Kieft, Jos Vermeulen

More information

GPS time synchronization system for T2K

GPS time synchronization system for T2K GPS time synchronization system for T2K Hans Berns and Jeff Wilkes University of Washington, Seattle SK Collaboration meeting Nov 8, 2007 11/8/07: GPS 1 11/8/07: GPS 2 T2K GPS Time Synchronization: overview

More information

The new detector readout system for the ATLAS experiment

The new detector readout system for the ATLAS experiment LInk exange The new detector readout system for the ATLAS experiment Soo Ryu Argonne National Laboratory On behalf of the ATLAS Collaboration ATLAS DAQ for LHC Run2 (2015-2018) 40MHz L1 trigger 100kHz

More information

Topics. Interfacing chips

Topics. Interfacing chips 8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller

More information

Communication Software for the ALICE TPC Front-End Electronics

Communication Software for the ALICE TPC Front-End Electronics Communication Software for the ALICE Front-End Electronics M. Richter 1, J. Alme 1, T. Alt 4, S. Bablok 1, U. Frankenfeld 5, D. Gottschalk 4, R. Keidel 3, Ch. Kofler 3, D. T. Larsen 1, V. Lindenstruth

More information

arxiv: v2 [nucl-ex] 6 Nov 2008

arxiv: v2 [nucl-ex] 6 Nov 2008 The TRB for HADES and FAIR experiments at GSI 1 I. FRÖHLICH, J. MICHEL, C. SCHRADER, H. STRÖBELE, J. STROTH, A.TARANTOLA Institut für Kernphysik, Goethe-Universität, 60486 Frankfurt, Germany arxiv:0810.4723v2

More information

Interim Technical Design Report

Interim Technical Design Report CERN-LHCC-2017-014 CMS-TDR-018 12 September 2017 The Phase-2 Upgrade of the CMS DAQ Interim Technical Design Report CERN-LHCC-2017-014 / CMS-TDR-018 09/02/2018 CMS Collaboration 2 3 Editors F. Meijers,

More information

Enhancing the Detector for Advanced Neutron Capture Experiments

Enhancing the Detector for Advanced Neutron Capture Experiments Enhancing the Detector for Advanced Neutron Capture Experiments A. Couture Los Alamos National Laboratory CGS15 25-30 August 2014 Dresden, Germany Slide 1 Time of Flight with Spallation Neutrons Proton

More information

Solving the Data Transfer Bottleneck in Digitizers

Solving the Data Transfer Bottleneck in Digitizers Solving the Data Transfer Bottleneck in Digitizers With most modern PC based digitizers and data acquisition systems a common problem is caused by the fact that the ADC technology usually runs in advance

More information

Vertex Detector Electronics: ODE Pre-Prototype

Vertex Detector Electronics: ODE Pre-Prototype Vertex Detector Electronics: ODE Pre-Prototype User Manual Issue: 2 Revision: 1 Reference: IPHE 2000-008, LHCb 2001-057 VELO Created: 28 February 2000 Last modified: 4 May 2001 Prepared By: Yuri Ermoline

More information

Chap. 18b Data acquisition

Chap. 18b Data acquisition Chap. 18b Data acquisition The first question to ask is do I have more than one detector?.. No simple situation, use a multichannel analyzer (MCA) described in text. In a gross overview this is an ADC

More information

Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari

Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for

More information

Presentation Outline. Data Concentrator Card for ECAL. ECAL Data Volume and Raw Data generation. DCC Conceptual Design

Presentation Outline. Data Concentrator Card for ECAL. ECAL Data Volume and Raw Data generation. DCC Conceptual Design Data Concentrator Card for ECAL Presentation Outline ECAL Data Volume and Raw Data generation DCC Conceptual Design Modeling and Simulation of the Hardware DCC TEAM DCC Requirements João Varela ECAL Raw

More information

Level-1 Regional Calorimeter Trigger System for CMS

Level-1 Regional Calorimeter Trigger System for CMS Computing in High Energy and Nuclear Physics, La Jolla, CA, USA, March 24-28, 2003 1 Level-1 Regional Calorimeter Trigger System for CMS P. Chumney, S. Dasu, J. Lackey, M. Jaworski, P. Robl, W. H. Smith

More information

File-based data flow in the CMS Filter Farm

File-based data flow in the CMS Filter Farm File-based data flow in the CMS Filter Farm J-M Andre 5, A Andronidis 2,TBawej 2,UBehrens 1, J Branson 4, O Chaze 2, S Cittolin 4, G-L Darlea 6,CDeldicque 2, M Dobson 2, A Dupont 2, S Erhan 3, D Gigi 2,

More information

Typical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels.

Typical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels. Modular PCI Range of Cards Summary features Modular Architecture Interface compatible with PCI Local bus Specification, revision 2.1, June 1995 2 or 4 Module General Purpose Carrier Cards 8 Channels per

More information