LED1 LED2. Capacitive Touch Sense Controller LED3 LED4

Size: px
Start display at page:

Download "LED1 LED2. Capacitive Touch Sense Controller LED3 LED4"

Transcription

1 October 2012 Introduction Reference Design RD1136 Capacitive sensing is a technology based on capacitive coupling which takes human body capacitance as input. Capacitive touch sensors are used in many devices such as laptop trackpads, digital audio players, computer displays, mobile phones, mobile devices, tablets and more. Capacitive sensors are preferred for their versatility, reliability and robustness, unique human-device interface and cost reduction over mechanical switches. The Capacitive Touch Sense Controller reference design demonstrates touch sensing and control using the ice40 FPGA. This design implements four touch sense buttons with outputs to LEDs. This reference design is implemented in Verilog. The Lattice icecube2 Place and Route tool integrated with the Synplify Pro synthesis tool is used for implementation of the design. The design can also be targeted to other ice40 family members. Features Four capacitive touch sensitive user buttons Up to four LED toggle control outputs 3.3 MHz frequency operation Touch sensitive resolution up to 300ns Functional Description Figure 1. Block Diagram BTN1 LED1 Capacitive Touch Sense BTN2 BTN3 BTN4 Capacitive Touch Sense Controller LED2 LED3 LED4 LED Block CLK_3P3_MHz 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 1 rd1136_01.0

2 Signal Descriptions Table 1. Signal Descriptions Signal Type Description BTN1 Bi-directional Capacitive Touch Sense input BTN2 Bi-directional Capacitive Touch Sense input BTN3 Bi-directional Capacitive Touch Sense input BTN4 Bi-directional Capacitive Touch Sense input LED1 Output LED output LED2 Output LED output LED3 Output LED output LED4 Output LED output CLK_3P3_MHZ Input Clock Input Design Module Figure 2. Design Module Block Diagram Capsense Sample and Controller Timeout Counter Rotate LED Display Mode Selection Capacitive Touch Sense Controller The design module consists of the blocks shown in Figure 2 and described below. Timeout Counter When enabled, this block begins counting until the timeout interval period is reached. Once the timeout period is reached, it helps to trigger the scroll mode. If a touch occurs before the timeout, the counter is reset. Display Mode Selection This block sets the LED output display mode of operation depending on the timeout or a touch occurrence. When a timeout signal is asserted, the block selects the LED scroll mode. Otherwise, if buttons are pressed, toggle mode is selected. Capsense Sample and Controller This block constantly checks for a touch occurrence at any of the capacitive buttons. It controls the buttons by constantly sampling the button data to detect a touch input at any of the four buttons. This block drives the buttons to go to the high impedance state during the charging time for the Capsense capacitor. When a touch is sensed, the block sends signals to mode selection to toggle the respective LED. Rotate LED Once instantiated, this block rotates the LED blinking in scroll mode. 2

3 Operation Capacitive Touch Sense Controller The design includes a set of four touch sensitive buttons that drive the signals to the FPGA input when a touch occurs. By default, the controller keeps the LED signals toggling in scroll-up mode until the touch interrupt occurs. The sample block constantly monitors for the occurrence of a touch at any button. Depending on the touch sequence and timing, the output LED control signal is toggled. The status block stores data on previous touch occurrences. Figure 3 describes the capacitive touch button flow. Figure 3. Capacitive Touch Flow Diagram START Drive pin connected to capacitive button Low long enough to guarantee that the pin is at GND, despite the attached RC network. Force pin to Hi-Z. The external pull-up resistor pulls the pin High and charges the capacitor. Did any pin go High? Wait one 3.3 MHz clock Sample all pin values Are all buttons High? Did pin value change from last sample go high? Toggle pin value 3

4 The sampling signal drives the voltage on the capacitive touch button to ground to bleed any residual charge. After a period of time, depending on the button sample frequency, the button is allowed to float High. Once the FPGA output goes to Hi-Z (high-impedance, floating, tri-state), the pull-up resistor charges the capacitor of the touch button. After about an RC time constant (tau), the voltage on the pad exceeds the input switching threshold of the FPGA. A finger pressed against the capacitive touch button adds about another 5 pf of capacitance, increasing the RC constant and delaying the Low-to-High transition for a pressed button. Figure 4. Capacitive Touch Timing Example Sampling Signal Drive Pad to ground Allow Pad to Float High Finger Switching Threshold τ Value Finger Finger Press Time delta between pressed and unpressed button ~ ns Switching Threshold τ = R(C BUTTON + C FINGER ) Value Finger Press The switching time difference between an unpressed and one or more pressed buttons is roughly 300 to 500ns. Using the 3.33 MHz input, this amounts to a one clock delay difference between an unpressed and pressed buttons. The design detects simultaneous button presses on up to three of the capacitive touch buttons. Pressing all four buttons is the same as pressing no buttons. Simulation Waveforms Figure 5. Simulation Waveforms Implementation This design is implemented in Verilog. When using this design in a different device, density, speed or grade, performance and utilization may vary. 4

5 Table 2. Performance and Resource Utilization Device Family Language Utilization (LUTs) f MAX (MHz) I/Os References ice40 Family Handbook Technical Support Assistance Hotline: LATTICE (rth America) (Outside rth America) techsupport@latticesemi.com Internet: Revision History October Architectual Resources ice40 1 Verilog 83 >170 9 N/A 1. Performance utilization characteristics are generated using ice-40lp1k-cm121 with icecube2 design software. Date Version Change Summary Initial release. 5

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n October 2012 Reference Design RD1138 Introduction The Universal Asynchronous Receiver/Transmitter (UART) performs serial-to-parallel conversion on data characters received from a peripheral device or a

More information

i_csn i_wr i_rd i_cpol i_cpha i_lsb_first i_data [15:0] o_data [15:0] o_tx_ready o_rx_ready o_rx_error o_tx_error o_tx_ack o_tx_no_ack

i_csn i_wr i_rd i_cpol i_cpha i_lsb_first i_data [15:0] o_data [15:0] o_tx_ready o_rx_ready o_rx_error o_tx_error o_tx_ack o_tx_no_ack October 2012 Introduction Reference Design RD1142 The Serial Peripheral Interface (SPI) is used primarily for synchronous serial communication between a host processor and its peripherals. The SPI bus

More information

Reference Design RD1065

Reference Design RD1065 April 011 Reference Design RD1065 Introduction Most microprocessors have a General Purpose Input/Output (GPIO) interface to communicate with external devices and peripherals through various protocols These

More information

I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller

I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller February 2015 Introduction Reference Design RD1139 I 2 C or Inter-Integrated Circuit is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire

More information

I 2 C Slave Controller. I 2 C Master o_timeout_intr

I 2 C Slave Controller. I 2 C Master o_timeout_intr February 2015 Reference Design RD1140 Introduction I 2 C, or Inter-Integrated Circuit, is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire

More information

Powering Up and Programming the ProcessorPM isppac-powr605

Powering Up and Programming the ProcessorPM isppac-powr605 the ProcessorPM isppac-powr605 April 2011 Application Note AN6082 Introduction This application note discusses the states of the ProcessorPM isppac -POWR605 device s open drain logic outputs (IN_OUT1 to

More information

Each I2C master has 8-deep transmit and receive FIFOs for efficient data handling. SPI to Dual I2C Masters. Registers

Each I2C master has 8-deep transmit and receive FIFOs for efficient data handling. SPI to Dual I2C Masters. Registers February 205 Introduction Reference Design RD73 I2C and SPI are the two widely used bus protocols in today s embedded systems. The I2C bus has a minimum pin count requirement and therefore a smaller footprint

More information

It is well understood that the minimum number of check bits required for single bit error correction is specified by the relationship: D + P P

It is well understood that the minimum number of check bits required for single bit error correction is specified by the relationship: D + P P October 2012 Reference Design RD1025 Introduction This reference design implements an Error Correction Code (ECC) module for the LatticeEC and LatticeSC FPGA families that can be applied to increase memory

More information

LatticeECP2/M Soft Error Detection (SED) Usage Guide

LatticeECP2/M Soft Error Detection (SED) Usage Guide Detection (SED) Usage Guide July 2008 Introduction Technical Note TN1113 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon

More information

Scalable Low-Voltage Signaling with LatticeSC/M Devices

Scalable Low-Voltage Signaling with LatticeSC/M Devices Scalable LowVoltage Signaling July 2011 Application Note AN8085 Introduction Differential signaling has become increasingly popular in network and telecommunications markets for a number of reasons. It

More information

LatticeXP2 Soft Error Detection (SED) Usage Guide

LatticeXP2 Soft Error Detection (SED) Usage Guide Detection (SED) Usage Guide October 2012 Introduction Technical Note TN1130 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon

More information

ice40lm Barcode Emulation Solution Control Registers and Data Buffer

ice40lm Barcode Emulation Solution Control Registers and Data Buffer ice40lm Barcode Emulation Reference Design October 2013 General Description Reference Design RD1191 The ice40lm Barcode Emulation Reference Design allows any device with an LED to be able to transmit bar

More information

8b/10b Encoder/Decoder

8b/10b Encoder/Decoder 8b/b Encoder/Decoder February 22 Introduction Reference Design RD2 Many serial data transmission standards utilize 8b/b encoding to ensure sufficient data transitions for clock recovery. This reference

More information

Enhanced Closed-loop Trim with I 2 C Control for Platform Manager Devices

Enhanced Closed-loop Trim with I 2 C Control for Platform Manager Devices Enhanced Closed-loop Trim with I 2 C Control for Platform Manager Devices December 2010 Introduction Reference Design RD1078 Modern microprocessors and FPGAs require accurate power supply voltages, often

More information

LatticeXP2 Dual Boot Usage Guide

LatticeXP2 Dual Boot Usage Guide May 2007 Introduction Technical Note TN1144 Complementing its internal Flash configuration memory, the LatticeXP2 also provides support for inexpensive SPI Flash devices. This provides the ability to use

More information

Power Estimation and Management for LatticeECP/EC and LatticeXP Devices

Power Estimation and Management for LatticeECP/EC and LatticeXP Devices for LatticeECP/EC and LatticeXP Devices September 2012 Introduction Technical Note TN1052 One of the requirements when using FPGA devices is the ability to calculate power dissipation for a particular

More information

Dual Boot and Background Programming with Platform Manager 2

Dual Boot and Background Programming with Platform Manager 2 Dual Boot and Background Programming March 2015 Technical te TN1284 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is

More information

Importing HDL Files with Platform Manager 2

Importing HDL Files with Platform Manager 2 August 2014 Introduction Technical Note TN1287 The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining

More information

ice40 Ultra Self-Learning IR Remote User s Guide

ice40 Ultra Self-Learning IR Remote User s Guide ice40 Ultra Self-Learning IR Remote User s Guide June 2014 UG74_1.0 Introduction ice40 Ultra Self-Learning IR Remote User s Guide This guide describes how to use the ice40 Ultra Mobile Development Platform

More information

Power Estimation and Management for LatticeXP2 Devices

Power Estimation and Management for LatticeXP2 Devices February 2007 Introduction Technical Note TN1139 One requirement for design engineers using programmable devices is the ability to calculate the power dissipation for a particular device used on a board.

More information

BSCAN2 Multiple Scan Port Linker

BSCAN2 Multiple Scan Port Linker March 2015 Introduction Reference Design RD1002 According to the IEEE 1149.1 Boundary Scan System, every complex system can have more than one boundary scan compliant scan port. This design adds the capability

More information

LatticeECP2/M Density Migration

LatticeECP2/M Density Migration August 2007 Introduction Technical Note TN1160 Due to the programmable nature of FPGA devices, parts are chosen based on estimates of a system s design requirements. Choices of which FPGA to implement

More information

isppac-powr1208p1 Evaluation Board PAC-POWR1208P1-EV

isppac-powr1208p1 Evaluation Board PAC-POWR1208P1-EV March 2007 Introduction Application Note AN6059 The Lattice Semiconductor isppac -POWR1208P1 In-System-Programmable Analog Circuit allows designers to implement both the analog and digital functions of

More information

MDIO Master and Slave Controllers

MDIO Master and Slave Controllers November 2013 Introduction Reference Design RD1194 Management Data Input/Output Interfaces, or, are specified in the IEEE 802.3 standard and intended to provide a serial interface to transfer management

More information

4. Hot Socketing & Power-On Reset

4. Hot Socketing & Power-On Reset 4. Hot Socketing & Power-On Reset CII51004-3.1 Introduction Cyclone II devices offer hot socketing (also known as hot plug-in, hot insertion, or hot swap) and power sequencing support without the use of

More information

Using the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board

Using the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board July 2007 Introduction Technical Note TN1095 The LatticeMico8 is a flexible 8-bit microcontroller optimized for Lattice's leading edge families. This document describes the operation and use of a demonstration

More information

LatticeXP2 Hardware Checklist

LatticeXP2 Hardware Checklist September 2013 Technical Note TN1143 Introduction Starting a complex system with a large FPGA hardware design requires that the FPGA designer pay attention to the critical hardware implementation to increase

More information

Power Estimation and Management for MachXO Devices

Power Estimation and Management for MachXO Devices September 2007 Technical Note TN1090 Introduction One requirement for design engineers using programmable devices is to be able to calculate the power dissipation for a particular device used on a board.

More information

Lattice Semiconductor Design Floorplanning

Lattice Semiconductor Design Floorplanning September 2012 Introduction Technical Note TN1010 Lattice Semiconductor s isplever software, together with Lattice Semiconductor s catalog of programmable devices, provides options to help meet design

More information

MachXO2 Low Power Control Demo User s Guide

MachXO2 Low Power Control Demo User s Guide User s Guide April 2012 UG58_01.0 Introduction MachXO2 Low Power Control Demo There are many power saving features in the MachXO2 family of devices, such as bandgap, on-chip oscillator, PLL, etc. The purpose

More information

Parallel to MIPI CSI-2 TX Bridge

Parallel to MIPI CSI-2 TX Bridge January 2015 Reference Design RD1183 Introduction The Mobile Industry Processor Interface (MIPI) has become a specification standard for interfacing components in consumer mobile devices. The MIPI Camera

More information

USB 3.1 Type-C Hardware Checklist

USB 3.1 Type-C Hardware Checklist USB 3.1 Type-C Hardware Checklist July 2015 Technical Note TN1299 Introduction While designing USB 3.1 Type-C solution hardware using LIF-UC devices (LIF-UC110, LIF-UC120, LIF- UC140), designers must pay

More information

Color Space Converter

Color Space Converter March 2009 Reference Design RD1047 Introduction s (CSC) are used in video and image display systems including televisions, computer monitors, color printers, video telephony and surveillance systems. CSCs

More information

Fail-Safe Startup Sequencing During Field Upgrades with Platform Manager

Fail-Safe Startup Sequencing During Field Upgrades with Platform Manager Fail-Safe Startup Sequencing During Field Upgrades June 2012 Application Note AN6088 Introduction The Platform Manager device family is a single-chip, fully-integrated solution for supervisory and control

More information

Median Filter IP Core User s Guide

Median Filter IP Core User s Guide Median Filter IP Core User s Guide December 2010 IPUG87_01.0 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 4 Chapter 2. Functional Description... 6 Key Concepts... 6 Block

More information

Gamma Corrector IP Core User Guide

Gamma Corrector IP Core User Guide Gamma Corrector IP Core User Guide March 2015 IPUG64_1.3 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 5 Chapter 2. Functional Description... 6 Block Diagram... 6 Gamma Correction

More information

ISP Engineering Kit Model 300

ISP Engineering Kit Model 300 TM ISP Engineering Kit Model 300 December 2013 Model 300 Overview The Model 300 programmer supports JTAG programming of all Lattice devices that feature non-volatile configuration elements. The Model 300

More information

Programming the isppac-powr1220at8 in a JTAG Chain Using the ATDI Pin

Programming the isppac-powr1220at8 in a JTAG Chain Using the ATDI Pin in a Chain Using the A Pin February 2011 Application Note AN6068 Introduction The primary function of the isppac -POWR is to monitor, measure, trim/margin and to sequence the application of power to electronic

More information

Minimizing System Interruption During Configuration Using TransFR Technology

Minimizing System Interruption During Configuration Using TransFR Technology October 2015 Technical Note TN1087 Introduction One of the fundamental benefits of using an FPGA is the ability to reconfigure its functionality without removing the device from the system. A number of

More information

4. Hot Socketing and Power-On Reset in MAX V Devices

4. Hot Socketing and Power-On Reset in MAX V Devices December 2010 MV51004-1.0 4. Hot Socketing and Power-On Reset in MAX V Devices MV51004-1.0 This chapter provides information about hot-socketing specifications, power-on reset (POR) requirements, and their

More information

Platform Manager 2 I 2 C Demo Design and GUI

Platform Manager 2 I 2 C Demo Design and GUI User s Guide August 2014 UG59_1.1 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining

More information

IDE/ATA Interface Controller with WISHBONE

IDE/ATA Interface Controller with WISHBONE June 2010 Introduction Reference Design RD1095 Integrated Drive Electronics (IDE) is one of the most popular data bus interfaces for PCs. The IDE interface links a computer motherboard s data paths to

More information

QPro XQ17V16 Military 16Mbit QML Configuration PROM

QPro XQ17V16 Military 16Mbit QML Configuration PROM R 0 QPro XQ17V16 Military 16Mbit QML Configuration PROM DS111 (v1.0) December 15, 2003 0 8 Product Specification Features 16Mbit storage capacity Guaranteed operation over full military temperature range:

More information

Implementing LVDS in Cyclone Devices

Implementing LVDS in Cyclone Devices Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology

More information

Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices

Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission

More information

Lattice USB Type-C Solution Design Document

Lattice USB Type-C Solution Design Document October 2016 Introduction Reference Design RD1210 This design document describes the implementation details of the following Lattice FPGA based USB Type-C solutions: CD/PD for Hosts/Devices Dual Role Port

More information

MachXO2 SED Usage Guide

MachXO2 SED Usage Guide January 2017 Introduction Technical Note TN1206 Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became

More information

2D Edge Detector IP Core User s Guide

2D Edge Detector IP Core User s Guide 2D Edge Detector IP Core User s Guide February 2011 IPUG86_01.0 Table of Contents Chapter 1. Introduction... 3 Quick Facts... 3 Features... 3 Chapter 2. Functional Description... 4 Key Concepts... 4 Block

More information

CY3280-BBM Universal CapSense TM Prototyping Module Kit Quick Start

CY3280-BBM Universal CapSense TM Prototyping Module Kit Quick Start CY3280-BBM Universal CapSense TM Prototyping Module Kit Quick Start Doc. # 001-43368 Rev. ** Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 (Intnl): 408.943.2600

More information

Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)

Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2) January 2007, ver. 3.1 Errata Sheet This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows

More information

E3B USER'S GUIDE. for QT310 / QT320 QProx IC evaluation and development Overview. Fast Start

E3B USER'S GUIDE. for QT310 / QT320 QProx IC evaluation and development Overview. Fast Start E3B USER'S GUIDE for QT310 / QT320 QProx IC evaluation and development Overview The E3B board works with Quantum s QT310 and QT320 QProx ICs. Either device can be inserted into the 8-pin DIP socket. QT310

More information

S12VR Hardware Design. Guidelines. 1 Introduction. 2 Hardware Design. Guidelines. 2.1 Voltage regulator. Freescale Semiconductor

S12VR Hardware Design. Guidelines. 1 Introduction. 2 Hardware Design. Guidelines. 2.1 Voltage regulator. Freescale Semiconductor Freescale Semiconductor Document Number: AN4643 Application Note Rev 1, 10/2013 S12VR Hardware Design Guidelines by: Carlos Aceff 1 Introduction This document lists the required external components and

More information

MachXO3 Soft Error Detection (SED)/ Correction (SEC) Usage Guide

MachXO3 Soft Error Detection (SED)/ Correction (SEC) Usage Guide March 2017 Technical Note TN1292 Introduction Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became an

More information

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit µp Supervisory Circuit General Description The MIC705, MIC706, MIC707, and MIC708 are inexpensive microprocessor supervisory circuits that monitor power supplies in microprocessor-based systems. The circuit

More information

Level Shifter. for. Hardware User s Manual.

Level Shifter. for. Hardware User s Manual. Level Shifter for USB-to to-i2c Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the I2C and SPI Level Shifter from SB Solutions, Inc. SB Solutions,

More information

USB-to-I2C Basic. Hardware User s Manual.

USB-to-I2C Basic. Hardware User s Manual. USB-to-I2C Basic Hardware User s Manual http://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C product from SB Solutions, Inc. SB Solutions, Inc. reserves

More information

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM R DS126 (v1.0) December 18, 2003 0 8 Product Specification 0 QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM Features Latch-Up Immune to LET >120 MeV/cm 2 /mg Guaranteed TID of 50 krad(si)

More information

ILI2303. ILI2303 Capacitive Touch Sensor Controller. Specification

ILI2303. ILI2303 Capacitive Touch Sensor Controller. Specification Capacitive Touch Sensor Controller Specification Version: V1.03 Date: 2014/9/17 ILI TECHNOLOGY CORP. 8F, No.38, Taiyuan St., Jhubei City, Hsinchu County 302, Taiwan, R.O.C. Tel.886-3-5600099; Fax.886-3-5600055

More information

RT54SX T r / T f Experiment

RT54SX T r / T f Experiment 955 East Arques Avenue, Sunnyvale, CA 94086 408-739-1010 RT54SX T r / T f Experiment July 08, 2002 BY Actel Product Engineering 1 DATE: July 08, 2002 DEVICE TYPE: RT54SX16-CQ256E RT54SX32-CQ208P WAFER

More information

9. Hot Socketing and Power-On Reset in Stratix IV Devices

9. Hot Socketing and Power-On Reset in Stratix IV Devices February 2011 SIV51009-3.2 9. Hot Socketing and Power-On Reset in Stratix IV Devices SIV51009-3.2 This chapter describes hot-socketing specifications, power-on reset (POR) requirements, and their implementation

More information

STM706T/S/R, STM706P, STM708T/S/R

STM706T/S/R, STM706P, STM708T/S/R STM706T/S/R, STM706P, STM708T/S/R 3 V supervisor Features Datasheet - production data Precision monitor T: 3.00 V V RST 3.15 V S: 2.88 V V RST 3.00 V R: STM706P: 2.59 V V RST 2.70 V RST and RST outputs

More information

User-configurable Resolution. 9 to 12 bits (0.5 C to C)

User-configurable Resolution. 9 to 12 bits (0.5 C to C) AT30TS75A 9- to 12-bit Selectable, ±0.5 C Accurate Digital Temperature Sensor DATASHEET See Errata in Section 12. Features Single 1.7V to 5.5V Supply Measures Temperature -55 C to +125 C Highly Accurate

More information

Low-Cost Serial RapidIO to TI 6482 Digital Signal Processor Interoperability with LatticeECP3

Low-Cost Serial RapidIO to TI 6482 Digital Signal Processor Interoperability with LatticeECP3 October 2010 Introduction Technical Note TN1214 The RapidIO Interconnect Architecture is an industry-standard, packet-based interconnect technology that provides a reliable, high-performance interconnect

More information

Using an Analog Devices AD774X Capacitance-to-Digital Converter for Differential Button Sensor Operation

Using an Analog Devices AD774X Capacitance-to-Digital Converter for Differential Button Sensor Operation Using an Analog Devices AD774X Capacitance-to-Digital Converter for Differential Button Sensor Operation Eric Otte April 3 rd, 2010 ECE 480 Executive Summary: Capacitive sensors are increasingly being

More information

Features. Applications

Features. Applications Push-Button Reset IC General Description The are low-current, ultra-small, pushbutton reset supervisors with long set-up delays. The devices feature two manual reset inputs and two reset outputs. The devices

More information

Power and Thermal Estimation and Management for MachXO3 Devices

Power and Thermal Estimation and Management for MachXO3 Devices October 2017 Technical Note TN1289 Introduction Key requirements for many of today s high volume FPGA applications are low power consumption and operation within challenging thermal environments. The MachXO3

More information

Figure 1 Typical Application Circuit

Figure 1 Typical Application Circuit 4-CH CAPACITIVE TOUCH SENSOR WITH AUTO CALIBRATION August 2015 GENERAL DESCRIPTION The IS31SE5104 is a low power, fully integrated 4-channel solution for capacitive touch button applications. The chip

More information

QPRO Family of XC1700E Configuration PROMs

QPRO Family of XC1700E Configuration PROMs 11 QPRO Family of XC1700E Configuration PROMs Product Specification Features Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices

More information

Features. Applications. n Embedded Controllers and Processors n Intelligent Instruments n Automotive Systems n Critical µp Power Monitoring

Features. Applications. n Embedded Controllers and Processors n Intelligent Instruments n Automotive Systems n Critical µp Power Monitoring Microprocessor Supervisory Circuits with Separate Watchdog Timer Output, Power Fail Input and Manual Reset General Description The LM3712/LM3713 series of microprocessor supervisory circuits provide the

More information

AN3279 Application Note

AN3279 Application Note Application Note Adjustable LED blinking speed using STM8S-DISCOVERY touch sensing key Application overview This application note provides a short description of how to use the touch sensing key to change

More information

GT34C02. 2Kb SPD EEPROM

GT34C02. 2Kb SPD EEPROM Advanced GT34C02 2Kb SPD EEPROM Copyright 2010 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without

More information

SPI Serial Flash Programming Using ispjtag on LatticeECP/EC FPGAs

SPI Serial Flash Programming Using ispjtag on LatticeECP/EC FPGAs October 2005 Introduction Technical Note TN1078 Like all SRAM FPGAs the LatticeECP and LatticeEC devices need to be configured at power-up. This configuration can be done via: 1. Serial Peripheral Interface

More information

All information, including contact information, is available on our web site Feel free also to explore our alternative products.

All information, including contact information, is available on our web site   Feel free also to explore our alternative products. _ V1.1 POD Hardware Reference Intel 80186 EA POD POD rev. D Ordering code IC20011-1 Thank you for purchasing this product from isystem. This product has been carefully crafted to satisfy your needs. Should

More information

GT24C02. 2-Wire. 2Kb Serial EEPROM (Smart Card application)

GT24C02. 2-Wire. 2Kb Serial EEPROM (Smart Card application) ADVANCED GT24C02 2-Wire 2Kb Serial EEPROM (Smart Card application) www.giantec-semi.com a0 1/19 Table of Content 1 FEATURES...3 2 DESCRIPTION...4 3 PIN CONFIGURATION...5 4 PIN DESCRIPTIONS...6 5 BLOCK

More information

Intel Stratix 10 Analog to Digital Converter User Guide

Intel Stratix 10 Analog to Digital Converter User Guide Intel Stratix 10 Analog to Digital Converter User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix

More information

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons.

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons. Objective CapSense Sigma Delta (CSD) with LED Backlight Fading on CY8C24x94 CE58957 Code Example Name: Example_CSD_BacklightFading_24x94 Programming Language: C Associated Part Families: CY8C24x94 Software

More information

isppac-powr607 Evaluation Board User s Guide

isppac-powr607 Evaluation Board User s Guide isppac-powr0 Evaluation Board User s Guide May 00 Revision: EB8_0.0 isppac-powr0 Introduction Lattice Semiconductor s Power Manager II isppac -POWR0 device simplifies power supply design by integrating

More information

AN 523: Cyclone III Devices Configuration Interface Guidelines with EPCS Devices

AN 523: Cyclone III Devices Configuration Interface Guidelines with EPCS Devices AN 523: Devices Configuration Interface Guidelines with Devices February 2014 AN-523-1.3 Introduction This application note provides the guidelines to Cyclone III family devices ( and LS devices) interfacing

More information

64K x 32 Static RAM Module

64K x 32 Static RAM Module 31 CYM1831 Features High-density 2-Mbit SRAM module 32-bit standard footprint supports densities from 16K x 32 through 1M x 32 High-speed CMOS SRAMs Access time of 15 ns Low active power 5.3W (max.) SMD

More information

icecube2 Software Release Notes

icecube2 Software Release Notes December, 2016 Version 2016.12 Contents icecube2 Version 2016.12... 4 icecube2 Version 2016.08... 4 icecube2 Version 2016.02... 4 icecube2 Version 2015.08... 4 icecube2 Version 2015.04... 4 icecube2 Version

More information

Stratix II FPGA Family

Stratix II FPGA Family October 2008, ver. 2.1 Errata Sheet Introduction This errata sheet provides updated information on Stratix II devices. This document addresses known device issues and includes methods to work around the

More information

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) 0 QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) DS062 (v3.1) November 5, 2001 0 2 Preliminary Product Specification Features XQ1701L/XQR1701L QML Certified Configuration

More information

USB-4303 Specifications

USB-4303 Specifications Specifications Document Revision 1.0, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

MIC826. General Description. Features. Applications. Typical Application

MIC826. General Description. Features. Applications. Typical Application Voltage Supervisor with Watchdog Timer, Manual Reset, and Dual Outputs In 1.6mm x 1.6mm TDFN General Description The is a low-current, ultra-small, voltage supervisor with manual reset input, watchdog

More information

EPCQA Serial Configuration Device Datasheet

EPCQA Serial Configuration Device Datasheet EPCQA Serial Configuration Device Datasheet CF52014 2017.08.02 Subscribe Send Feedback Contents Contents 1.1 Supported Devices...3 1.2 Features...3 1.3 Operating Conditions...4 1.3.1 Absolute Maximum Ratings...

More information

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction SIO Tips and Tricks in PSoC 3 / PSoC 5 Application Note Abstract AN60580 Author: Pavankumar Vibhute Associated Project: Yes Associated Part Family: CY8C38xxxx Software Version: PSoC Creator Associated

More information

MIC706P/R/S/T, MIC708R/S/T

MIC706P/R/S/T, MIC708R/S/T MIC706P/R/S/T, MIC708R/S/T µp Supervisory Circuit General Description The MIC706 and MIC708 are inexpensive microprocessor supervisory circuits that monitor power supplies in 3.0 and 3.3 microprocessor-based

More information

FPGA Configuration EEPROM Memory AT17C020A AT17LV020A

FPGA Configuration EEPROM Memory AT17C020A AT17LV020A Features Serial EEPROM Family for Configuring Altera FLEX Devices Simple Interface to SRAM FPGAs EE Programmable 2M-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate

More information

AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current

AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current January 2009 AN-547-10 Introduction To save power, the MAX II CPLD can be completely powered down into hibernation mode

More information

Wcapacitive-touch controls for

Wcapacitive-touch controls for Adding a Capacitive-Touch User Interface With Resources Already Present In Your System JONATHAN DILLON, MICROCHIP TECHNOLOGY INC. For many systems, the building blocks for implementing capacitive sensing,

More information

LatticeXP2 Configuration Encryption and Security Usage Guide

LatticeXP2 Configuration Encryption and Security Usage Guide May 2008 Introduction Technical Note TN1142 Unlike a volatile FPGA, which requires an external boot-prom to store configuration data, the LatticeXP2 devices are non-volatile and have on-chip configuration

More information

INTEGRATED CIRCUITS APPLICATION NOTE. AN252 Live Insertion Aspects of Philips Logic Families. Author: Mike Magdaluyo July Philips Semiconductors

INTEGRATED CIRCUITS APPLICATION NOTE. AN252 Live Insertion Aspects of Philips Logic Families. Author: Mike Magdaluyo July Philips Semiconductors INTEGRATED CIRCUITS APPLICATION NOTE Live Insertion Aspects of Philips Logic Families Author: Mike Magdaluyo July 1999 Philips Semiconductors Author: Mike Magdaluyo, Philips Semiconductors, Sunnyvale INTRODUCTION

More information

ST1633. Datasheet. Capacitive Touch Screen Controller. Version /11/17

ST1633. Datasheet. Capacitive Touch Screen Controller. Version /11/17 Capacitive Touch Screen Controller Datasheet Version 1.6 2015/11/17 Note: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice. This is not a final

More information

Project Final Report Internet Ready Refrigerator Inventory Control System

Project Final Report Internet Ready Refrigerator Inventory Control System Project Final Report April 25, 2006 Dustin Graves, dgraves@gwu.edu Project Abstract Appliance vendors have started producing internet enabled refrigerators which allow users to keep track of refrigerator

More information

Enhanced Configuration Devices

Enhanced Configuration Devices Enhanced Configuration Devices October 2007, Version 1.2 Errata Sheet Introduction Intel-Flash- Based EPC Device Protection f This errata sheet provides updated information on enhanced configuration devices

More information

EP93xx Power-up and Reset Lockup Workaround

EP93xx Power-up and Reset Lockup Workaround EP93xx Power-up and Reset Lockup Workaround. Introduction Under certain circumstances, the EP93xx may enter into a locked condition on power up, when a software reset is issued, or when an internal watchdog

More information

I/O 0 I/O 7 WE CE 2 OE CE 1 A17 A18

I/O 0 I/O 7 WE CE 2 OE CE 1 A17 A18 2M x 8 Static RAM Features High speed t AA = 8, 10, 12 ns Low active power 1080 mw (max.) Operating voltages of 3.3 ± 0.3V 2.0V data retention Automatic power-down when deselected TTL-compatible inputs

More information

isplever Reed-Solomon Encoder User s Guide October 2005 ipug05_03.0

isplever Reed-Solomon Encoder User s Guide October 2005 ipug05_03.0 isplever TM CORE Reed-Solomon Encoder User s Guide October 2005 ipug05_03.0 Introduction Lattice s Reed-Solomon Encoder core provides an ideal solution that meets the needs of today s Reed-Solomon applications.

More information

PI5USB30216C Plug-in Detector for Type-C Connector

PI5USB30216C Plug-in Detector for Type-C Connector Plug-in Detector for Type-C Connector Features Compatible to USB Type-C Specification 1.1 Backward compatible to USB Type-C Specification 1.0 Supports Host mode/device mode/dual-role mode Supports Dual-role

More information