MICROPROCESSOR TECHNOLOGY

Size: px
Start display at page:

Download "MICROPROCESSOR TECHNOLOGY"

Transcription

1 MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 12 Ch /8088 Hardware Specifications 22-Mar-15 1

2 The Buffered System If more than 10 unit loads are attached to any bus pin, the entire system must be buffered. The Fully Buffered 8088: Requires two 74LS373, two 74LS244, and one 74LS245 See Fig. (5-7) page 113 The Fully Buffered 8086: Requires three 74LS373, one 74LS244, and two 74LS245 See Fig. (5.8) page Mar-15 2

3 M / IO Basic Bus Operation If data are written to the memory, the microprocessor performs the following operations: 1. Outputs the memory address on the address bus 2. Outputs the data to be written into memory to the data bus 3. Issues a write WR to memory 4. IO/M=0 for the 8088 and M/IO=1 for Mar-15 3

4 Basic Bus Operation If data are read from memory, the microprocessor performs the following operations: 1. Outputs the memory address on the address bus 2. Issues a read RD memory signal 3. Accepts the data via the data bus 22-Mar-15 4

5 Timing in General The 8086/8088 use memory and I/O in periods called bus cycles. Each bus cycle equals four system clocking periods. If the clock is operated at 5MHz, one 8086/8088 bus cycle is complete in 800 ns. This rate corresponds to 1.25*10 6 reads/writes per second. 22-Mar-15 5

6 Timing in General During T1, the address of memory or I/O location is sent out via the address bus and the address/data bus connections, signals ALE, DT/R, and IO/M or M/IO, are also output. During T2, the 8086/8088 issues the RD or WR signal, DEN, and in the write case, the data to be written appear on the data bus. READY is sampled at the end of T2 22-Mar-15 6

7 Timing in General If READY=low at this time, T3 becomes a wait state. This period is provided to allow the memory time to access data In T4, all bus signals are deactivated in preparation for the next bus cycle. At this point, the trailing edge of the WR signal transfers data to the memory or I/O which activates and writes when the WR signal returns to logic 1 level. 22-Mar-15 7

8 READY and The Wait State The READY input causes wait states for slower memory and I/O components. A wait state T w is an extra clock period inserted between T2 and T3 to lengthen the bus cycle. The READY input is sampled at the end of T2 If READY=0 at the end of T2, T3 is delayed and T w is inserted between T2 and T3 READY is next sampled at the middle of T w to determine whether the next state is T w or T3. 22-Mar-15 8

9 READY and The Wait State It is tested for a logic 0 on the 1 to 0 transition of the clock at the end of T2, and for a logic 1 on the 0 to 1 transition of the clock in the middle of T w See Fig page 120 The timing requirements are met by the internal READY synchronization circuitry of the 8284A clock generator. The RDY input occurs at the end of each T state See Fig page Mar-15 9

10 Minimum Mode Vs. Maximum Mode Minimum mode is obtained by connecting the mode selection pin MN/MX to 5V Maximum mode is obtained by grounding the mode selection pin. The minimum mode is similar to the 8085A, the most recent Intel 8-bit microprocessor. The maximum mode is designed to be used whenever a coprocessor exists in the system. Note: The maximum mode was dropped beginning with the family. 22-Mar-15 10

11 Minimum Mode Operation Minimum mode operation is the least expensive way to operate the 8086/8088 All control signals for the memory and I/O are generated by the microprocessor. Control signals are like the 8-bit Intel 8085A. The minimum mode allows the 8085A peripherals to be used with the 8086/8088 without any special considerations. 22-Mar-15 11

12 Maximum Mode Operation In Maximum-mode operation, some control signals must be externally generated. This requires the addition of an external bus controller (The 8288 bus controller) Maximum mode is used only when the system contains external coprocessor such as the 8087 arithmetic coprocessor (Why?) 22-Mar-15 12

13 The 8288 Bus Controller It contains separate signals for I/O (IORC and IOWC) and memory (MRDC and MWTC) It advanced I/O contains advanced memory (AMWC) and (AIOWC) write strobes and the INTA signal. These signals replace the minimum mode ALE, WR, IO/M, DT/R, DEN, INTA which are lost when the microprocessor is operated in the maximum mode. See Fig. (5.21) page Mar-15 13

14 The 8288 Bus Controller (Pin Functions) S0, S1, S2 Status inputs are connected to the status output pins of the 8086/8088 processors. These signals are decoded to generate the timing signals for the system. CLK provides internal timing and must be connected to the CLK output pin of the 8284A ALE Address Latch Enable is used to demultiplex the address/data bus. DEN (active high) Data Bus Enable controls the bidirectional data bus buffers in the system. 22-Mar-15 14

15 The 8288 Bus Controller (Pin Functions) DT/R The Data Transmit/Receive signal is output by the 8288 to control the direction of the bidirectional data bus buffers. AEN The Address Enable input causes the 8288 to enable the memory control signals. CEN The Control Enable input enables the command output pins on the 8288 IOB The I/O Bus mode input selects either the I/O bus mode or system bus mode operation. 22-Mar-15 15

16 The 8288 Bus Controller (Pin Functions) AIOWC The Advanced I/O Write is a command output used to provide I/O with an advanced I/O write control signal. IOWC The I/O Write command output provides I/O with its main write control signal. IORC The I/O Read command output provides I/O with its read control signal. AMWC The Advanced Memory Write control pin provides memory with an advanced write control signal. 22-Mar-15 16

17 The 8288 Bus Controller (Pin Functions) MWTC The Memory Write control pin provides memory with its normal write control signal. MRDC The Memory read control pin provides memory with its normal read control signal. INTA The Interrupt acknowledge output acknowledges an interrupt request input applied to the INTR pin. MCE/PDEN The Master Cascade/Peripheral Data output selects cascade operation for interrupt controller if IOB=0 and enables the I/O bus transceivers if IOB=1 22-Mar-15 17

18 Thank You With all best wishes!! 22-Mar-15 18

UMBC. 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225degF. 450mV while input max can be no higher than 800mV). 0 0.

UMBC. 80C86/80C88: CMOS version draws 10mA with temp spec -40 to 225degF. 450mV while input max can be no higher than 800mV). 0 0. 8086/88 Device Specifications Both are packaged in DIP (Dual In-Line Packages). 8086: 16-bit microprocessor with a 16-bit data bus 8088: 16-bit microprocessor with an 8-bit data bus. Both are 5V parts:

More information

EC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure

EC 6504 Microprocessor and Microcontroller. Unit II System Bus Structure EC 6504 Microprocessor and Microcontroller Unit II 8086 System Bus Structure Syllabus: 8086 Signals Basic Configurations System bus timing System Design using 8086 IO Programming Introduction to multiprogramming

More information

EC 6504 MICROPROCESSOR AND MICROCONTROLLER Electronicsand Communication Engineering Fifth Semester UNIT-1I Part A 1. Definemachinecycle.

EC 6504 MICROPROCESSOR AND MICROCONTROLLER Electronicsand Communication Engineering Fifth Semester UNIT-1I Part A 1. Definemachinecycle. EC 6504 MICROPROCESSOR AND MICROCONTROLLER Electronicsand Communication Engineering Fifth Semester UNIT-1I Part A 1. Definemachinecycle. [N/D 16] Machine cycle is defined as the time required to complete

More information

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors

UNIT II OVERVIEW MICROPROCESSORS AND MICROCONTROLLERS MATERIAL. Introduction to 8086 microprocessors. Architecture of 8086 processors OVERVIEW UNIT II Introduction to 8086 microprocessors Architecture of 8086 processors Register Organization of 8086 Memory Segmentation of 8086 Pin Diagram of 8086 Timing Diagrams for 8086 Interrupts of

More information

8086 Hardware Specification

8086 Hardware Specification Content: Segment 5 8086 Hardware Specification 8086 Modes of operation. Pin diagram and pin function of 8086. 8284A Clock generator operation and pin functions. Prepared By: Mohammed Abdul Kader Lecturer,

More information

8088,80286 MICROPROCESSORS AND ISA BUS

8088,80286 MICROPROCESSORS AND ISA BUS 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control buses. State

More information

Pin diagram Common SignalS Architecture: Sub: 8086 HARDWARE

Pin diagram Common SignalS Architecture: Sub: 8086 HARDWARE 1 CHAPTER 6 HARDWARE ARCHITECTURE OF 8086 8086 Architecture: 6.1 8086 Pin diagram 8086 is a 40 pin DIP using CHMOS technology. It has 2 GND s as circuit complexity demands a large amount of current flowing

More information

Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS

Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control

More information

PIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016

PIN DIAGRAM. Richa Upadhyay Prabhu. NMIMS s MPSTME January 19, 2016 PIN DIAGRAM Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 19, 2016 Richa Upadhyay Prabhu (MPSTME) 8080 Microprocessor January 19, 2016 1 / 51 Pin Diagram of 8086 Richa Upadhyay

More information

Overview of Computer Architecture & Organization. Co Attained : CO1 Hours required : 07 Self study : 10 hrs

Overview of Computer Architecture & Organization. Co Attained : CO1 Hours required : 07 Self study : 10 hrs Overview of Computer Architecture & Organization Co Attained : CO1 Hours required : 07 Self study : 10 hrs Syllabus 1. Introduction of Computer Organization and Architecture. 2. Basic organization of computer

More information

UNIT-1. It is a 16-bit Microprocessor (μp).it s ALU, internal registers works with 16bit binary word.

UNIT-1. It is a 16-bit Microprocessor (μp).it s ALU, internal registers works with 16bit binary word. UNIT-1 Introduction to 8086: 8086 Microprocessor is an enhanced version of 8085Microprocessor that was designed by Intel in 1976. It is a 16-bit Microprocessor having 20 address lines and16 data lines

More information

Handout 15. by Dr Sheikh Sharif Iqbal. Memory Interface of 8088 and 8086 processors

Handout 15. by Dr Sheikh Sharif Iqbal. Memory Interface of 8088 and 8086 processors Handout 15 Ref: Online course on EE-390, KFUPM Objective: by Dr Sheikh Sharif Iqbal Memory Interface of 8088 and 8086 processors - To introduce the read and write bus cycles of the 8088 and 8086 processors.

More information

LECTURE NOTES MICROPROCESSORS AND INTERFACING DEVICES

LECTURE NOTES MICROPROCESSORS AND INTERFACING DEVICES LECTURE NOTES ON MICROPROCESSORS AND INTERFACING DEVICES III B. Tech II semester (JNTUH-R15) Mr.R Mahendhar Reddy, Associate Professor, ECE ELECTRICAL AND ELECTRONICS ENGINEERING INSTITUTE OF AERONAUTICAL

More information

Overview of Intel 80x86 µp

Overview of Intel 80x86 µp CE444 ١ ٢ 8088/808 µp and Supporting Chips Overview of Intel 80x8 µp ٢ ١ 8088/808 µp ٣ Both are mostly the same with small differences. Both are of bit internal Data bus Both have 0 bit address bus Capable

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 13 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Chapter Objectives Describe the hardware and software enhancements

More information

Pin Description, Status & Control Signals of 8085 Microprocessor

Pin Description, Status & Control Signals of 8085 Microprocessor Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing

More information

Chapter 13 Direct Memory Access and DMA-Controlled I/O

Chapter 13 Direct Memory Access and DMA-Controlled I/O Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 15 Ch.7 The 80386 and 80486 Microprocessors 21-Apr-15 1 Chapter Objectives Contrast the 80386 and 80486 microprocessors with earlier

More information

8086 PIN Diagram Signals with common functions in both Modes: The following signal description is common for both the minimum and maximum modes.

8086 PIN Diagram Signals with common functions in both Modes: The following signal description is common for both the minimum and maximum modes. UNIT II - 8086 SYSTEM BUS STRUCTURE 8086 signals Basic configurations System bus timing System design using 8086 IO programming Introduction to Multiprogramming System Bus Structure Multiprocessor configurations

More information

UNIT-I. 1.Draw and explain the Architecture of a 8085 Microprocessor?

UNIT-I. 1.Draw and explain the Architecture of a 8085 Microprocessor? UNIT-I INTRODUCTION TO MICROPROCESSOR A common way of categorizing microprocessors is by the no. of bits that their ALU can work with at a time. (i) The first commercially available microprocessor was

More information

Microcomputer System Design

Microcomputer System Design Microcomputer System Design COE305 Lab. What is a Microprocessor? A microprocessor is a multipurpose, clockdriven, register-based electronic device that reads binary instructions from a storage device

More information

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085. (1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic

More information

FIGURE Three EPROMs interfaced to the 8088 microprocessor.

FIGURE Three EPROMs interfaced to the 8088 microprocessor. 10 3 8088 AND 80188 (8-BIT) MEMORY INTERFACE: Basic 8088/80188 Memory Interface: The 8088 and 80188 microprocessors have an 8-bit data bus. The memory system must decode the address to select a memory

More information

History of the Computers. Types of a computers, microcontrollers, microprocessors. Difference between microprocessors, microcontrollers &

History of the Computers. Types of a computers, microcontrollers, microprocessors. Difference between microprocessors, microcontrollers & History of the Computers. Types of a computers, microcontrollers, microprocessors. Difference between microprocessors, microcontrollers & DigitalSignalProcessors. Introduction to 8 bit Microprocessors

More information

The Purpose of Interrupt

The Purpose of Interrupt Interrupts 3 Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is a hardware-initiated

More information

History and Basic Processor Architecture

History and Basic Processor Architecture History and Basic Processor Architecture History of Computers Module 1 Section 1 What Is a Computer? An electronic machine, operating under the control of instructions stored in its own memory, that can

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 14 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Timers The 80186/80188 contain three fully programmable 16-bit timers

More information

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of

More information

8/26/2010. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to Three Units of 8085

8/26/2010. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to Three Units of 8085 BLOCK DIAGRAM OF INTEL 8085 GURSHARAN SINGH TATLA Introduction to 8085 It was introduced in 1977. It is 8-bit microprocessor. Its actual name is 8085 A. It is single NMOS device. It contains 6200 transistors

More information

UMBC D 7 -D. Even bytes 0. 8 bits FFFFFC FFFFFE. location in addition to any 8-bit location. 1 (Mar. 6, 2002) SX 16-bit Memory Interface

UMBC D 7 -D. Even bytes 0. 8 bits FFFFFC FFFFFE. location in addition to any 8-bit location. 1 (Mar. 6, 2002) SX 16-bit Memory Interface 8086-80386SX 16-bit Memory Interface These machines differ from the 8088/80188 in several ways: The data bus is 16-bits wide. The IO/M pin is replaced with M/IO (8086/80186) and MRDC and MWTC for 80286

More information

12-Dec-11. Gursharan Singh Maninder Kaur. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to 8085

12-Dec-11. Gursharan Singh Maninder Kaur. Introduction to 8085 BLOCK DIAGRAM OF INTEL Introduction to Introduction to 8085 mailme@gursharansingh.in BLOCK DIAGRAM OF INTEL 8085 mailme@maninderkaur.in Introduction to 8085 It was introduced in 1977. It is 8-bit microprocessor. Its actual name is 8085 A. It is single NMOS device.

More information

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization

8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization 8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 16 Ch.7 The 80386 and 80486 Microprocessors 21-Apr-15 1 System Descriptors The system descriptor defines information about the system

More information

I/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li

I/O Design. Input / Output Instructions. Engineering 4862 Microprocessors. Lecture 23. Cheng Li Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012 licheng@engr.mun.ca I/O Design When designing an I/O port, ensure that the port is only active when selected by the microprocessor Use latches

More information

1. Internal Architecture of 8085 Microprocessor

1. Internal Architecture of 8085 Microprocessor 1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the

More information

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY,VIRUDHUNAGAR

SRI VIDYA COLLEGE OF ENGINEERING AND TECHNOLOGY,VIRUDHUNAGAR Year/sem: 02/04 Academic Year: 2014-2015 (even) UNIT II THE 8086 SYSTEM BUS STRUCTURE PART A 1. What are the three groups of signals in 8086? The 8086 signals are categorized in three groups. They are:

More information

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address

More information

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface

Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Figure 1-5 Intel Corporation s 8086 Microprocessor. The 8086, announced in 1978, was the first 16-bit microprocessor

More information

Topic 2 :16 Bit Microprocessor: 8086 (24 Marks)

Topic 2 :16 Bit Microprocessor: 8086 (24 Marks) Topic 2 :16 Bit Microprocessor: 8086 (24 Marks) Features of 8086 8086 is a 16 bit processor. It s ALU, internal registers works with 16bit binary word 8086 has a 16bit data bus. It can read or write data

More information

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output 8085 SATISH CHANDRA What is a Microprocessor? The word comes from the combination micro and processor. Processor means a device that processes whatever. In this context, processor means a device that processes

More information

Microprocessor Architecture

Microprocessor Architecture Microprocessor - 8085 Architecture 8085 is pronounced as "eighty-eighty-five" microprocessor. It is an 8-bit microprocessor designed by Intel in 1977 using NMOS technology. It has the following configuration

More information

These three counters can be programmed for either binary or BCD count.

These three counters can be programmed for either binary or BCD count. S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.

More information

Summer 2003 Lecture 21 07/15/03

Summer 2003 Lecture 21 07/15/03 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU

More information

Micro Processors & Micro Controllers Lecture Notes

Micro Processors & Micro Controllers Lecture Notes Micro Processors & Micro Controllers Lecture Notes (As Per JNTUK-[R07] Syllabus) Prepared By, Umasankar.Ch M.Tech(EC) ( -mail: sankarch.4u@gmail.com) Ch.Uma SankarM.Tech Page 2 Chapter CONTENTS Name of

More information

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)

QUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks) QUESTION BANK EE 6502 / Microprocessor and Microcontroller Unit I- 8085 Processor PART-A (2-Marks) YEAR/SEM : III/V 1. What is meant by Level triggered interrupt? Which are the interrupts in 8085 level

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 17 Ch.8 The Pentium and Pentium Pro Microprocessors 21-Apr-15 1 Chapter Objectives Contrast the Pentium and Pentium Pro with the 80386

More information

80C88. CMOS 8/16-Bit Microprocessor. Description. Features. Ordering Information FN July 2004

80C88. CMOS 8/16-Bit Microprocessor. Description. Features. Ordering Information FN July 2004 July 2004 Features Compatible with NMOS 8088 Direct Software Compatibility with 80C86, 8086, 8088 8-Bit Data Bus Interface; 16-Bit Internal Architecture Completely Static CMOS Design - DC.............................

More information

Basics of Microprocessor

Basics of Microprocessor Unit 1 Basics of Microprocessor 1. Microprocessor Microprocessor is a multipurpose programmable integrated device that has computing and decision making capability. This semiconductor IC is manufactured

More information

Z Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B

Z Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B MSAN-145 How to Interface Mitel Components to Parallel Bus CPUs TABL OF CONTNTS Introduction ISSU 1 August 1993 1.0 Group 1 Components 1.1 Interfacing to the 6802 1.2 Interfacing to the 6809 1.3 Interfacing

More information

Lecture-51 INTEL 8259A Programmable Interrupt Controller

Lecture-51 INTEL 8259A Programmable Interrupt Controller Lecture-51 INTEL 8259A Programmable Interrupt Controller The 8259A is a programmable interrupt controller designed to work with Intel microprocessor 8080 A, 8085, 8086, 8088. The 8259 A interrupt controller

More information

Features. PART NUMBER PART MARKING TEMPERATURE RANGE ( C) PACKAGE PKG. DWG. # MD80C88-2/883 MD80C88-2/ to LD CERDIP F40.

Features. PART NUMBER PART MARKING TEMPERATURE RANGE ( C) PACKAGE PKG. DWG. # MD80C88-2/883 MD80C88-2/ to LD CERDIP F40. DATASHEET 80C88/883 CMOS 8-/16-Bit Microprocessor The Intersil 80C88/883 high performance 8-/16-bit CMOS CPU is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). Two modes of

More information

Microprocessors and Microcontrollers (EE-231)

Microprocessors and Microcontrollers (EE-231) Microprocessors and Microcontrollers (EE-231) Main Objectives 8088 and 80188 8-bit Memory Interface 8086 t0 80386SX 16-bit Memory Interface I/O Interfacing I/O Address Decoding More on Address Decoding

More information

Architecture of 8085 microprocessor

Architecture of 8085 microprocessor Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit

More information

INTERFACING THE ISCC TO THE AND 8086

INTERFACING THE ISCC TO THE AND 8086 APPLICATION NOTE INTERFACING THE ISCC TO THE 68 AND 886 INTRODUCTION The ISCC uses its flexible bus to interface with a variety of microprocessors and microcontrollers; included are the 68 and 886. The

More information

Allmost all systems contain two main types of memory :

Allmost all systems contain two main types of memory : Memory Interface Allmost all systems contain two main types of memory : read-only memory (ROM) system software and permanent system data random access memory (RAM) or read/write memory application software

More information

82C55. Programmable Peripheral Interface. Interfacing Part III

82C55. Programmable Peripheral Interface. Interfacing Part III 82C55 Programmable Peripheral Interface Interfacing Part III Review More on Address decoding Interface with memory Introduction to Programmable Peripheral Interface 82C55 About 82C55 The 82C55 is a popular

More information

ELE 3230 Microprocessors and Computer Systems

ELE 3230 Microprocessors and Computer Systems ELE 3230 Microprocessors and Computer Systems Chapter 4 8088 System Architecture (*Hall:ch2; Brey:ch1; Triebel:ch2) ELE 3230 - Chapter 4 1 Historical Background 1969/70 Intel 4004, first Microprocessor

More information

13. IN PORT: This is an ALP statement. PORT is the symbolic name given to 8-bit address of the input device available as a 2 nd byte of the

13. IN PORT: This is an ALP statement. PORT is the symbolic name given to 8-bit address of the input device available as a 2 nd byte of the Lecture-23 IN PORT & OUT PORT: Data is transferred from the microprocessor to an output device in an output transfer and from an input device to the microprocessor in an input transfer. Output devices

More information

Chapter 1: Basics of Microprocessor [08 M]

Chapter 1: Basics of Microprocessor [08 M] Microprocessor: Chapter 1: Basics of Microprocessor [08 M] It is a semiconductor device consisting of electronic logic circuits manufactured by using either a Large scale (LSI) or Very Large Scale (VLSI)

More information

Chapter 4 : Microprocessor System

Chapter 4 : Microprocessor System Chapter-4 Microprocessor System A microcomputer consists of a set of components or modules of three basic types CPU memory and I/O units which communicate with each other. PIN Configuration of 8085 Fig

More information

8255 Programmable Peripheral Interface Architecture MCT/UNIT III/NARASIMHARAJ/LECTURE NOTES /IV MECH A

8255 Programmable Peripheral Interface Architecture MCT/UNIT III/NARASIMHARAJ/LECTURE NOTES /IV MECH A 8255 Programmable Peripheral Interface Architecture 8255 PPI Architecture The parallel input-output port chip 8255 is also called as programmable peripheral input- output port. The Intel s 8255 is designed

More information

The functional block diagram of 8085A is shown in fig.4.1.

The functional block diagram of 8085A is shown in fig.4.1. Lecture-13 Internal Architecture of Intel 05A The functional block diagram of 05A is shown in fig.4.1. INTA INTR RST7.5 RST5.5 RST6.5 TRAP SOD SID INTERRUPT SERIAL I/O (Internal Bus) FR(S) IR() B() C()

More information

Lecture-55 System Interface:

Lecture-55 System Interface: Lecture-55 System Interface: To interface 8253 with 8085A processor, CS signal is to be generated. Whenever CS =0, chip is selected and depending upon A 1 and A 0 one of the internal registers is selected

More information

DATASHEET HS-80C86RH. Features. Ordering Information. Radiation Hardened 16-Bit CMOS Microprocessor. FN3035 Rev 0.00 Page 1 of 30.

DATASHEET HS-80C86RH. Features. Ordering Information. Radiation Hardened 16-Bit CMOS Microprocessor. FN3035 Rev 0.00 Page 1 of 30. DATASHEET HS-80C86RH Radiation Hardened 16-Bit CMOS Microprocessor The Intersil HS-80C86RH high performance radiation hardened 16-bit CMOS CPU is manufactured using a hardened field, self aligned silicon

More information

Features. PART NUMBER PART MARKING TEMP. RANGE ( C) PACKAGE PKG. DWG. # CP80C86-2Z (Note 1) CP80C86-2Z 0 to Ld PDIP (Note 2) (RoHS compliant)

Features. PART NUMBER PART MARKING TEMP. RANGE ( C) PACKAGE PKG. DWG. # CP80C86-2Z (Note 1) CP80C86-2Z 0 to Ld PDIP (Note 2) (RoHS compliant) DATASHEET CMOS 16-Bit Microprocessor The high performance 16-bit CMOS CPU is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). Two modes of operation, minimum for small systems

More information

WINTER 12 EXAMINATION Subject Code : Model Answer Page No : / N. a) Describe the function of SID and SOD pins of 8085 microprocessor

WINTER 12 EXAMINATION Subject Code : Model Answer Page No : / N. a) Describe the function of SID and SOD pins of 8085 microprocessor Subject Code : Model Answer Page No : / N Q.1) SOLVE ANY FIVE : (20 MARKS) a) Describe the function of SID and SOD pins of 8085 microprocessor Ans: - SID: - (2 Mark) Serial Input Data SID pin is used to

More information

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE:

1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip that has computing and decision making capabilities similar to central processing unit

More information

Instructions Involve a Segment Register (SR-field)

Instructions Involve a Segment Register (SR-field) BYTE 1 = 11000111 2 = C7 16 BYTE 2 = (MOD)000(R/M) = 100000112 = 83 16 BYTE 3 = 34 16 and BYTE 4 = 12 16 BYTE 5 = CD 16 and BYTE 6 = AB 16 The machine code for the instruction is: MOV [BP+DI+1234H], 0ABCDH

More information

MICROPROCESSOR QUESTION BANK. Unit 1

MICROPROCESSOR QUESTION BANK. Unit 1 QUESTION BANK Unit 1 1. Explain the term Microprocessor. ( CO1-K2) A microprocessor is a multipurpose, programmable logic device that receives binary instructions from a storage device called memory accepts

More information

EEM336 Microprocessors I. I/O Interface

EEM336 Microprocessors I. I/O Interface EEM336 Microprocessors I I/O Interface Introduction Basic I/O interface Handshaking process Serial and Parallel communication I/O interface examples 2 Chapter Objectives Upon completion of this chapter,

More information

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.

Control Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly. Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale

More information

MODULE 1 INTRODUCTION

MODULE 1 INTRODUCTION MODULE 1 TOPICS COVERED:- 1. Introduction to the general concept of microprocessor 2. I/O subsystem, programming the system 3. ALU 4. Instruction execution, instruction word format 5. Addressing modes

More information

ROM (4K X 8) ROM (4K X 8) FOLD BACK FOR RAM0 RWM - RAM (2K X 8) RWM - RAM (2K X 8) FOLD BACK FOR RAM1 INPUT DEVICE 1

ROM (4K X 8) ROM (4K X 8) FOLD BACK FOR RAM0 RWM - RAM (2K X 8) RWM - RAM (2K X 8) FOLD BACK FOR RAM1 INPUT DEVICE 1 Lecture-43 In previous lectures, we have interfaced memory chips, input and output devices separately with the processor. We shall now take up a problem which involves all i.e, ROM, RWM, input devices

More information

Lecture-15 W-Z: Increment-Decrement Address Latch:

Lecture-15 W-Z: Increment-Decrement Address Latch: Lecture-15 W-Z: (W) and (Z) are two 8-bit temporary registers not accessible to the user. They are exclusively used for the internal operation by the microprocessor. These registers are used either to

More information

Design with Microprocessors

Design with Microprocessors Design with Microprocessors Year III Computer Science 1-st Semester Lecture 11: I/O transfer with x86 I/O Transfer I/O Instructions We discussed IN, OUT, INS and OUTS as instructions for the transfer of

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 5 Ch.2 A Top-Level View of Computer Function (Cont.) 24-Feb-15 1 CPU (CISC & RISC) Intel CISC, Motorola RISC CISC (Complex Instruction

More information

Lecture Note On Microprocessor and Microcontroller Theory and Applications

Lecture Note On Microprocessor and Microcontroller Theory and Applications Lecture Note On Microprocessor and Microcontroller Theory and Applications MODULE: 1 1. INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE: A microprocessor is a programmable electronics chip

More information

ID82C88. CMOS Bus Controller. Features. Description. Ordering Information. Pinouts. March 1997

ID82C88. CMOS Bus Controller. Features. Description. Ordering Information. Pinouts. March 1997 SEMICONDUCTOR 82C88 March 1997 Features Compatible with Bipolar 8288 Performance Compatible with: - 80C86/80C88..........................(5/8MHz) - 80186/80188..........................(6/8MHz) - 8086/8088............................(5/8MHz)

More information

Lecture-50 Intel 8255A: Programming and Operating Modes

Lecture-50 Intel 8255A: Programming and Operating Modes Lecture-50 Intel 8255A: Programming and Operating Modes Operation Description: There are three basic modes of operation that can be selected by the system software. Mode 0: Basic Input/output Mode 1: Strobes

More information

Week 7. Input/Output Interface Circuits and LSI Peripheral Devices

Week 7. Input/Output Interface Circuits and LSI Peripheral Devices Week 7 Input/Output Interface Circuits and LSI Peripheral Devices Core and Special Purpose I/O Interfaces Special purpose I/O interfaces display parallel printer interface serial communication interface

More information

PIO 8255 (cont..) M Krishna kumar MAM/M3/LU9e/V1/2004 1

PIO 8255 (cont..) M Krishna kumar MAM/M3/LU9e/V1/2004 1 PIO 8255 (cont..) The parallel input-output port chip 8255 is also called as programmable peripheral input-output port. The Intel s 8255 is designed for use with Intel s 8-bit, 16-bit and higher capability

More information

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5. DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks) MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT IV I/O INTERFACING PART A (2 Marks) 1. Name the three modes used by the DMA processor to transfer data? [NOV/DEC 2006] Signal transfer mode (cycling

More information

PART B (5 x 16 =80) ADDRESS BUS The 8085 has eight signal lines, A15 A8 : Unidirectional, known as high order address.

PART B (5 x 16 =80) ADDRESS BUS The 8085 has eight signal lines, A15 A8 : Unidirectional, known as high order address. PART B (5 x 16 =80) 1. Explain with a help of neat diagram of Pin out details of 8085 microprocessor. Intel 8085 consists of 40 pins and signal can be classified as follow: Address Bus. Data Bus. Control

More information

Northern India Engineering College, Delhi (GGSIP University) PAPER I

Northern India Engineering College, Delhi (GGSIP University) PAPER I PAPER I Q1.Explain IVT? ANS. interrupt vector table is a memory space for storing starting addresses of all the interrupt service routine. It stores CS:IP PAIR corresponding to each ISR. An interrupt vector

More information

Chapter TEN. Memory and Memory Interfacing

Chapter TEN. Memory and Memory Interfacing Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity

More information

a16450 Features General Description Universal Asynchronous Receiver/Transmitter

a16450 Features General Description Universal Asynchronous Receiver/Transmitter a16450 Universal Asynchronous Receiver/Transmitter September 1996, ver. 1 Data Sheet Features a16450 MegaCore function implementing a universal asynchronous receiver/transmitter (UART) Optimized for FLEX

More information

Description. SMD# -55 o C to +125 o C QA QA F40.6 CLCC -55 o C to +125 o C MR80C86/B MR80C86-

Description. SMD# -55 o C to +125 o C QA QA F40.6 CLCC -55 o C to +125 o C MR80C86/B MR80C86- TM 80C86 March 1997 Features Compatible with NMOS 8086 Completely Static CMOS Design - DC............................. 5MHz (80C86) - DC............................ 8MHz (80C86-2) Low Power Operation -

More information

Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1

Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1 Module 3 Embedded Systems I/O Version 2 EE IIT, Kharagpur 1 Lesson 15 Interrupts Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would learn Interrupts

More information

Digital System Design

Digital System Design Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University i Slide Set: 15 Date: March 30, 2009 Slide

More information

UNIT II SYSTEM BUS STRUCTURE 1. Differentiate between minimum and maximum mode 2. Give any four pin definitions for the minimum mode. 3. What are the pins that are used to indicate the type of transfer

More information

UNIT 1. Introduction to microprocessor. Block diagram of simple computer or microcomputer.

UNIT 1. Introduction to microprocessor. Block diagram of simple computer or microcomputer. UNIT 1 Unit 1 contents at a glance: 1. Architecture of 8086 microprocessor, 2. Register organization, 3. 8086 flag register and its functions, 4. addressing modes of 8086, 5. Pin diagram of 8086, 6. Minimum

More information

L12: I/O Systems. Name: ID:

L12: I/O Systems. Name: ID: L12: I/O Systems Name: ID: Synchronous and Asynchronous Buses Synchronous Bus (e.g., processor-memory buses) Includes a clock in the control lines and has a fixed protocol for communication that is relative

More information

For more notes of DAE

For more notes of DAE Created by ARSLAN AHMED SHAAD ( 1163135 ) AND MUHMMAD BILAL ( 1163122 ) VISIT : www.vbforstudent.com Also visit : www.techo786.wordpress.com For more notes of DAE CHAPTER #6 Intel 8088/86 System Timing

More information

Microprocessor s. Address Bus. External Buses. Interfacing CPU with external word. We classify the CPU interfacing signals in three functional buses:

Microprocessor s. Address Bus. External Buses. Interfacing CPU with external word. We classify the CPU interfacing signals in three functional buses: Interfacing CPU with external word s interfacing signals bus bus Power supply lines a d Typical Bus arbitration Status Bus control Interrupts control Control bus Clock signal Miscellaneous External Buses

More information

UNIT - II PERIPHERAL INTERFACING WITH 8085

UNIT - II PERIPHERAL INTERFACING WITH 8085 UNIT - II PERIPHERAL INTERFACING WITH 8085 Peripheral Interfacing is considered to be a main part of Microprocessor, as it is the only way to interact with the external world. The interfacing happens with

More information

(1) Define following terms: Instruction, Machine Cycle, Opcode, Oprand & Instruction Cycle. Instruction:

(1) Define following terms: Instruction, Machine Cycle, Opcode, Oprand & Instruction Cycle. Instruction: (1) Define following terms: Instruction, Machine Cycle, Opcode, Oprand & Instruction Cycle. Instruction: Instruction is the command given by the programmer to the Microprocessor to Perform the Specific

More information

DATASHEET 82C88. Features. Pinouts. Ordering Information. CMOS Bus Controller. FN2979 Rev 3.00 Page 1 of 12. August 13, FN2979 Rev 3.

DATASHEET 82C88. Features. Pinouts. Ordering Information. CMOS Bus Controller. FN2979 Rev 3.00 Page 1 of 12. August 13, FN2979 Rev 3. DTSHEET 82C88 CMOS Bus Controller The Intersil 82C88 is a high performance CMOS Bus Controller manufactured using a self-aligned silicon gate CMOS process (Scaled SJI IV). The 82C88 provides the control

More information

Topics. Interfacing chips

Topics. Interfacing chips 8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller

More information

7/19/2013. Introduction. Chapter Objectives Upon completion of this chapter, you will be able to: Chapter Objectives 12 1 BASIC INTERRUPT PROCESSING

7/19/2013. Introduction. Chapter Objectives Upon completion of this chapter, you will be able to: Chapter Objectives 12 1 BASIC INTERRUPT PROCESSING Chapter 12: Interrupts Introduction In this chapter, the coverage of basic I/O and programmable peripheral interfaces is expanded by examining a technique called interrupt-processed I/O. An interrupt is

More information