VCCO GND V CCOGND DE_OUT CNTL_OUT8 CNTL_OUT7 CNTL_OUT6 CNTL_OUT5 CNTL_OUT4 CNTL_OUT3 CNTL_OUT2 CNTL_OUT1T CNTL_OUT0 OUTEN PWRDWN RGB_OUT8 RGB_OUT9
|
|
- Godwin McLaughlin
- 6 years ago
- Views:
Transcription
1 9-3557; Rev 5; 8/9 EVALUATION KIT AVAILABLE 27-Bit, 3MHz-to-35MHz General Description The digital video serial-to-parallel converter deserializes a total of 27 bits during data and control phases. In the data phase, the LVDS serial input is converted to 8 bits of parallel video data and in the control phase, the input is converted to 9 bits of parallel control data. The separate video and control phases take advantage of video timing to reduce the serial data rate. The pairs with the MAX927 serializer to form a complete digital video transmission system. Proprietary data decoding reduces EMI and provides DC balance. The DC balance allows AC-coupling, providing isolation between the transmitting and receiving ends of the interface. The features a selectable rising or falling output latch edge. ESD tolerance is specified for ISO 65 with ±kv contact discharge and ±3kV air discharge. The operates from a +3.3V core supply and features a separate output supply for interfacing to.8v to 3.3V logic-level inputs. This device is available in 48- lead Thin QFN and LQFP packages and is specified from -4 C to +85 C. Applications Navigation System Display In-Vehicle Entertainment System Video Camera LCD Displays Features Proprietary Data Decoding for DC Balance and Reduced EMI Control Data Deserialized During Video Blanking Five Control Data Inputs Are Single Bit-Error Tolerant Output Transition Time Is Scaled to Operating Frequency for Reduced EMI Staggered Output Switching Reduces EMI Output Enable Allows Busing of Outputs Clock Pulse Stretch on Lock Wide ±2% Reference Clock Tolerance Synchronizes to MAX927 Serializer Without External Control ISO 65 ESD Protection Separate Output Supply Allows Interface to.8v to 3.3V Logic +3.3V Core Power Supply Space-Saving Thin QFN and LQFP Packages -4 C to +85 C Operating Temperature Ordering Information PART TEMP RANGE PIN-PACKAGE ECM+ -4 C to +85 C 48 LQFP ECM/V+ -4 C to +85 C 48 LQFP ETM+ -4 C to +85 C 48 Thin QFN-EP* +Denotes a lead(pb)-free/rohs-compliant package. /V denotes an automotive qualified part. *EP = Exposed pad. Pin Configurations TOP VIEW RGB_OUT7 RGB_OUT6 RGB_OUT5 RGB_OUT4 RGB_OUT3 RGB_OUT2 RGB_OUT RGB_OUT VCCO VCCOGND RGB_OUT7 RGB_OUT6 RGB_OUT5 RGB_OUT4 RGB_OUT3 RGB_OUT2 RGB_OUT RGB_OUT VCCO GND VCCO V CCOGND V CCO RGB_OUT8 RGB_OUT9 RGB_OUT RGB_OUT RGB_OUT2 RGB_OUT3 RGB_OUT4 RGB_OUT5 RGB_OUT6 RGB_OUT CNTL_OUT8 CNTL_OUT7 CNTL_OUT6 CNTL_OUT5 CNTL_OUT4 CNTL_OUT3 CNTL_OUT2 CNTL_OUTT CNTL_OUT OUTEN V CCO GND 37 V CCO 38 RGB_OUT8 39 RGB_OUT9 4 RGB_OUT 4 RGB_OUT 42 RGB_OUT2 43 RGB_OUT3 44 RGB_OUT4 45 RGB_OUT5 46 RGB_OUT6 47 RGB_OUT CNTL_OUT8 CNTL_OUT7 CNTL_OUT6 CNTL_OUT5 CNTL_OUT4 CNTL_OUT3 CNTL_OUT2 CNTL_OUT CNTL_OUT OUTEN R/F RNG LQFP VCCPLL RNG GND VCC REFCLK R/F RNG VCCLVDS IN+ IN- LVDS GND PLL GND VCCLVDS IN+ IN- LVDS GND PLL GND THIN QFN-EP VCCPLL RNG GND VCC REFCLK Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim Direct at , or visit Maxim's website at
2 ABSOLUTE MAXIMUM RATINGS V CC_ to _GND...-.5V to +4.V Any Ground to Any Ground...-.5V to +.5V IN+, IN- to LVDS GND...-.5V to +4.V IN+, IN- Short Circuit to LVDS GND or V CCLVDS...Continuous IN+, IN- Short Through.25µF (or smaller), 25V Series Capacitor...-.5V to +6V (R/F, OUTEN, RNG_, REFCLK, ) to GND...-.5V to (V CC +.5V) (RGB_OUT[7:], CNTL_OUT[8:],,, ) to V CCO GND...-.5V to (V CCO +.5V) Continuous Power Dissipation (T A = +7 C) 48-Lead LQFP (derate 2.7mW/ C above +7 C)...739mW 48-Lead Thin QFN (derate 37mW/ C above +7 C).2963mW ESD Protection Machine Model (R D = Ω, C S = 2pF) All Pins to GND...±2V Human Body Model (R D =.5kΩ, C S = pf) All Pins to GND...±3.kV ISO 65 (R D = 2kΩ, C S = 33pF) Contact Discharge (IN+, IN-) to GND...±kV Air Discharge (IN+, IN-) to GND...±3kV Storage Temperature Range C to +5 C Junction Temperature...+5 C Lead Temperature (soldering, s)...+3 C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC ELECTRICAL CHARACTERISTICS (V CC_ = +3.V to +3.6V, = high, differential input voltage V ID =.5V to.2v, input common-mode voltage V CM = V ID /2 to V CC - V ID /2, T A = -4 C to +85 C, unless otherwise noted. Typical values are at V CC_ = +3.3V, V ID =.2V, V CM =.2V, T A = +25 C.) (Notes, 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS SINGLE-ENDED INPUTS (R/F, OUTEN, RNG, RNG, REFCLK, ) High-Level Input Voltage V IH 2. V CC +.3 V Low-Level Input Voltage V IL V Input Current I IN V IN = -.3V to (V CC +.3V), = high or low µa Input Clamp Voltage V CL I CL = -8mA -.5 V SINGLE-ENDED OUTPUTS (RGB_OUT[7:], CNTL_OUT[8:],,, ) I OH = -µa V CCO -. I OH = -2mA, High-Level Output Voltage V OH RNG, RNG = high I OH = -2mA, RNG, RNG both not high V CCO -.35 V simultaneously V CCO -.4 I OL = µa. I OL = 2mA, Low-Level Output Voltage V OL RNG, RNG = high I OL = 2mA, RNG, RNG both not high.3 V simultaneously High-Impedance Output Current I OZ = low or OUTEN = low, V O = -.3V to V CCO +.3V µa 2
3 DC ELECTRICAL CHARACTERISTICS (continued) (V CC_ = +3.V to +3.6V, = high, differential input voltage V ID =.5V to.2v, input common-mode voltage V CM = V ID /2 to V CC - V ID /2, T A = -4 C to +85 C, unless otherwise noted. Typical values are at V CC_ = +3.3V, V ID =.2V, V CM =.2V, T A = +25 C.) (Notes, 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Output Short-Circuit Current I OS RNG, RNG both not high simultaneously, V O = LVDS INPUT (IN+, IN-) RNG, RNG = high, V O = Differential Input High Threshold V TH 5 mv Differential Input Low Threshold V TL -5 mv Input Current I IN+, I IN- = high or low µa Input Bias Resistor R IB VCC_ = or open, = or open, Figure = high or low kω ma kω Power-Off Input Current I INO+, I INO- V CC_ = or open, = or open µa POWER SUPPLY Worst-Case Supply Current I CCW C L = 8pF, worst-case pattern, Figure 2 RNG = low, 3MHz 2 RNG = low 7MHz 35 RNG = high, 7MHz 25 RNG = low 5MHz 47 RNG = high, 5MHz 37 RNG = high 35MHz 7 ma Power-Down Supply Current I CCZ (Note 3) 5 µa 3
4 AC ELECTRICAL CHARACTERISTICS (V CC_ = +3.V to 3.6V, C L = 8pF, = high, differential input voltage V ID =.V to.2v, input common-mode voltage V CM = V ID /2 to V CC - V ID /2, T A = -4 C to +85 C, unless otherwise noted. Typical values are at V CC_ = +3.3V, V ID =.2V, V CM =.2V, T A = +25 C.) (Notes 4, 5) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS REFCLK TIMING REQUIREMENTS Period t T ns Frequency f CLK 3 35 MHz Frequency Variation Δf CLK REFCLK to serializer PCLK_IN % Duty Cycle DC % Transition Time t TRAN 2% to 8% 6 ns SWITCHING CHARACTERISTICS Output Rise Time RNG, RNG = high t R Figure 3 RNG, RNG both not high simultaneously Output Fall Time t F Figure 3 RNG, RNG both not high simultaneously High Time t HIGH Figure 4 Low Time t LOW Figure 4 RNG, RNG = high Data Valid Before t DVB Figure 5.35 x t T.4 x t T ns Data Valid After t DVA Figure 5.35 x t T.4 x t T ns Input-to-Output Delay t DELAY Figure 6.4 x t T.4 x t T x t T x t T.45 x t T.6 x t T.6 x t T x t T ns ns ns ns ns PLL Lock to REFCLK t PLLREF Figure x t T ns Power-Down Delay t PDD Figure 7 ns Output Enable Time t OE Figure 8 3 ns Output Disable Time t OZ Figure 9 3 ns Note : Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V TH and V TL. Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T A = +25 C. Note 3: All LVTTL/LVCMOS inputs, except at.3v or V CC -.3V. is.3v. Note 4: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ±6 sigma. Note 5: C L includes probe and test jig capacitance. 4
5 (V CC _ = +3.3V, C L = 8pF, T A = +25 C, unless otherwise noted.) SUPPLY CURRENT (ma) WORST-CASE PATTERN SUPPLY CURRENT vs. FREQUENCY FREQUENCY (MHz) toc Typical Operating Characteristics OUTPUT TRANSITION TIME (ns) OUTPUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (V CCO ) t R t F RNG = RNG = HIGH OUTPUT SUPPLY VOLTAGE (V) toc2 OUTPUT TRANSITION TIME (ns) OUTPUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (V CCO ) t R t F RNG = RNG = BOTH NOT HIGH OUTPUT SUPPLY VOLTAGE (V) toc3 BIT-ERROR RATE CAT5e BIT-ERROR RATE vs. CABLE LENGTH - 35MHz C 7Mbps DATA RATE FOR <2m, BER < CAT5e CABLE LENGTH (m) toc4 5
6 PIN NAME FUNCTION R/F 2 RNG Pin Description Rising or Falling Latch Edge Select. LVTTL/LVCMOS input. Selects the edge of for latching data into the next chip. Set R/F = high for a rising latch edge. Set R/F = low for a falling latch edge. Internally pulled down to GND. LVTTL/LVCMOS Range Select Input. Set to the range that includes the serializer parallel clock input frequency. Internally pulled down to GND. LVDS Supply Voltage. Bypass to LVDS GND with.µf and.µf capacitors in parallel as close 3 V CCLVDS to the device as possible, with the smallest value capacitor closest to the supply pin. 4 IN+ Noninverting LVDS Serial Data Input 5 IN- Inverting LVDS Serial Data Input 6 LVDS GND LVDS Supply Ground 7 PLL GND PLL Supply Ground PLL Supply Voltage. Bypass to PLL GND with.µf and.µf capacitors in parallel as close to 8 V CCPLL the device as possible, with the smallest value capacitor closest to the supply pin. 9 RNG LVTTL/LVCMOS Range Select Input. Set to the range that includes the serializer parallel clock input frequency. Internal pulldown to GND. GND Digital Supply Ground V CC.µF and.µf capacitors in parallel as close to the device as possible, with the smallest value Digital Supply Voltage. Supply for LVTTL/LVCMOS inputs and digital circuits. Bypass to GND with capacitor closest to the supply pin. 2 REFCLK LVTTL/LVCMOS Reference Clock Input. Apply a reference clock that is within ±2% of the serializer PCLK_IN frequency. Internally pulled down to GND. 3 LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND. 4 OUTEN 5 23 CNTL_OUT [8:] LVTTL/LVCMOS Output Enable Input. High activates the single-ended outputs. Driving low places the single-ended outputs in high impedance. Internally pulled down to GND. LVTTL/LVCMOS Control Data Outputs. CNTL_OUT[8:] are latched into the next chip on the rising or falling edge of as selected by R/F when is low, and are held at the last state when is high. 24 LVTTL/LVCMOS Data Enable Output. High indicates RGB_OUT[7:] are active. Low indicates CNTL_OUT[8:] are active. 25, 37 V CCO GND Output Supply Ground Output Supply Voltage. Bypass to GND with.µf and.µf capacitors in parallel as close to the 26, 38 V CCO device as possible, with the smallest value capacitor closest to the supply pin. 27 LVTTL/LVCMOS Lock Indicator Output. Outputs are valid when is low. 28 LVTTL/LVCMOS Parallel Clock Output. Latches data into the next chip on the edge selected by R/F , RGB_OUT [7:] LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Outputs. RGB_OUT[7:] are latched into the next chip on the edge of selected by R/F when is high, and are held at the last state when is low. EP Exposed Pad for Thin QFN Package Only. Connect to GND. 6
7 IN+ IN- DC BALANCE/ DECODE SER-TO-PAR Functional Diagram R/F OUTEN RGB_OUT[7:] CNTL_OUT[8:] RNG RNG PLL REFCLK TIMING AND CONTROL IN+ R IB.2V LVDS RECEIVER RGB_OUT[7:].9V CCO.V CCO R IB CNTL_OUT[8:] t R t F IN- Figure. LVDS Input Bias Figure 3. Output Rise and Fall Times ODD RGB_OUT CNTL_OUT EVEN RGB_OUT CNTL_OUT t LOW t HIGH 2.V.8V RISING LATCH EDGE SHOWN (R/F = HIGH). Figure 2. Worst-Case Output Pattern Figure 4. High and Low Times 7
8 SHOWN FOR R/F = HIGH (RISING LATCH EDGE).8V 2.V t DVB t DVA RGB_OUT[7:] CNTL_OUT[8:] 2.V.8V 2.V.8V Figure 5. Synchronous Output Timing 2 SERIAL BITS SHOWN FOR R/F = HIGH IN+, IN- SERIAL-WORD N SERIAL-WORD N + t DELAY CNTL_OUT RGB_OUT PARALLEL-WORD N - PARALLEL-WORD N Figure 6. Deserializer Delay 8
9 REFCLK.8V t PLLREF TRANSITION WORD FOUND t PDD 2.V RECOVERED C HIGH IMPEDANCE HIGH IMPEDANCE RGB_OUT CNTL_OUT HIGH IMPEDANCE C STRETCH VALID DATA HIGH IMPEDANCE HIGH IMPEDANCE HIGH IMPEDANCE NOTE: R/F = HIGH Figure 7. PLL Lock to REFCLK and Power-Down Delay OUTEN OUTEN 2.V.8V t OE t OZ RGB_OUT[7:] HIGH-Z ACTIVE RGB_OUT[7:] ACTIVE HIGH-Z CNTL_OUT[8:] CNTL_OUT[8:] Figure 8. Output Enable Time Figure 9. Output Disable Time 9
10 Detailed Description The DC-balanced deserializer operates at a parallel clock frequency of 3MHz to 35MHz, deserializing video data to the RGB_OUT[7:] outputs when the data enable output is high, or control data to the CNTL_OUT[8:] outputs when is low. The video phase words are decoded using 2 overhead bits, EN and EN. Control phase words are decoded with overhead bit, EN. Encoding, performed by the MAX927 serializer, reduces EMI and maintains DC balance across the serial cable. The serial input word formats are shown in Table and Table 2. Control data inputs C to C4, each repeated over 3 serial bit times by the serializer, are decoded using majority voting. Two or three bits at the same state determine the state of the recovered bit, providing single bit-error tolerance for C to C4. The state of C5 to C8 is determined by the level of the bit itself (no voting is used). AC-Coupling Benefits AC-coupling increases the input voltage of the LVDS receiver to the voltage rating of the capacitor. Two capacitors are sufficient for isolation, but four capacitors two at the serializer output and two at the deserializer input provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise. The MAX927 serializer can also be DC-coupled to the deserializer. Figure is the AC-coupled serializer and deserializer with two capacitors per link, and Figure is the AC-coupled serializer and deserializer with four capacitors per link. Applications Information Selection of AC-Coupling Capacitors See Figure 2 for calculating the capacitor values for AC-coupling, depending on the parallel clock frequency. The plot shows capacitor values for two- and fourcapacitor-per-link systems. For applications using less than 8MHz clock frequency, use.µf capacitors. Termination and Input Bias The IN+ and IN- LVDS inputs are internally connected to +.2V through 35kΩ (min) to provide biasing for ACcoupling (Figure ). Assuming Ω interconnect, the LVDS input can be terminated with a Ω resistor. Match the termination to the differential impedance of the interconnect. Use a Thevenin termination, providing.2v bias, on an AC-coupled link in noisy environments. For interconnect with Ω differential impedance, pull each LVDS line up to V CC with 3Ω and down to ground with 82Ω at the deserializer input (Figure and Figure ). This termination provides both differential and commonmode termination. The impedance of the Thevenin termination should be half the differential impedance of the interconnect and provide a bias voltage of.2v. Table. Serial Video Phase Word Format EN EN S S S2 S3 S4 S5 S6 S7 S8 S9 S S S2 S3 S4 S5 S6 S7 Bit is the LSB and is deserialized first. EN[:] are encoding bits. S[7:] are encoded symbols. Table 2. Serial Control Phase Word Format E N C C C C C C C2 C2 C2 C3 C3 C3 C4 C4 C4 C5 C6 C7 C8 Bit is the LSB and is deserialized first. C[8:] are the mapped control inputs.
11 RGB_IN CNTL_IN DE_IN INPUT LATCH DC BALANCE/ ENCODE PAR-TO-SER OUT CMF 3Ω * * 82Ω V CC 3Ω 82Ω IN DC BALANCE/ DECODE SER-TO-PAR R/F OUTEN RGB_OUT CNTL_OUT PCLK_IN RNG RNG PLL TIMING AND CONTROL RNG RNG PLL TIMING AND CONTROL REFCLK MAX927 CERAMIC RF SURFACE-MOUNT CAPACITOR Ω DIFFERENTIAL STP CABLE Figure. AC-Coupled Serializer and Deserializer with Two Capacitors per Link *CAPS CAN BE AT EITHER END. V CC RGB_IN CNTL_IN DE_IN INPUT LATCH DC BALANCE/ ENCODE PAR-TO-SER OUT CMF 3Ω 82Ω 3Ω 82Ω IN DC BALANCE/ DECODE SER-TO-PAR R/F OUTEN RGB_OUT CNTL_OUT PCLK_IN RNG RNG PLL TIMING AND CONTROL RNG RNG PLL TIMING AND CONTROL REFCLK MAX927 CERAMIC RF SURFACE-MOUNT CAPACITOR Ω DIFFERENTIAL STP CABLE Figure. AC-Coupled Serializer and Deserializer with Four Capacitors per Link
12 Input Frequency Detection A frequency-detection circuit detects when the LVDS input is not switching. When not switching, all outputs except are low, is high, and follows REFCLK. This condition occurs, for example, if the serializer is not driving the interconnect or if the interconnect is open. Frequency Range Setting (RNG[:]) The RNG[:] inputs select the operating frequency range of the and the transition time of the outputs. Select the frequency range that includes the MAX927 serializer PCLK_IN frequency. Table 3 shows the selectable frequency ranges and the corresponding data rates and output transition times. Power Down Driving low puts the outputs in high impedance and stops the PLL. With.3V and all LVTTL/LVCMOS inputs.3v or V CC -.3V, the supply current is reduced to less than 5µA. Driving high initiates lock to the local reference clock (REFCLK) and afterwards to the serial input. Lock and Loss of Lock () When is driven high, the PLL begins locking to REFCLK, drives from high impedance to high and the other outputs from high impedance to low except. outputs REFCLK while the PLL is locking to REFCLK. Locking to REFCLK takes a maximum of 6,385 REFCLK cycles. When locking to REFCLK is complete, the serial input is monitored for a transition word. When a transition word is found, is driven low indicating valid output data, and the parallel rate clock recovered from the serial input is output on. is stretched on the change from REFCLK to recovered clock (or vice versa). Table 3. Frequency Range Programming RNG RNG PARALLEL C (MHz) SERIAL DATA RATE (Mbps) 3 to 7 6 to 4 7 to 5 4 to 3 OUTPUT TRANSITION TIME Slow 5 to 35 3 to 7 Fast CAPACITOR VALUE (nf) AC-COUPLING CAPACITOR VALUE vs. PARALLEL C FREQUENCY FOUR CAPACITORS PER LINK TWO CAPACITORS PER LINK PARALLEL C FREQUENCY (MHz) Figure 2. AC-Coupling Capacitor Values vs. Clock Frequency of 8MHz to 35MHz If a transition word is not detected within 2 2 cycles of, is driven high and the other outputs except are driven low. REFCLK is output on and the deserializer continues monitoring the serial input for a transition word. See Figure 7 for the synchronization timing diagram. Output Enable (OUTEN) and Busing Outputs The outputs of two s can be bused to form a 2: mux with the outputs controlled by the output enable. Wait 3ns between disabling one deserializer (driving OUTEN low) and enabling the second one (driving OUTEN high) to avoid contention of the bused outputs. OUTEN controls all outputs. Rising or Falling Output Latch Edge (R/F) The has a selectable rising or falling output latch edge through a logic setting on R/F. Driving R/F high selects the rising output latch edge, which latches the parallel output data into the next chip on the rising edge of. Driving R/F low selects the falling output latch edge, which latches the parallel output data into the next chip on the falling edge of. The output-latch-edge polarity does not need to match the MAX927 serializer inputlatch-edge polarity. Select the latch-edge polarity required by the chip being driven by the. 2
13 Staggered and Transition Time Adjusted Outputs RGB_OUT[7:] are grouped into three groups of six, with each group switching about ns apart in the video phase to reduce EMI and ground bounce. CNTL_OUT[8:] switch during the control phase. Output transition times are slower in the 3MHz-to-7MHz and 7MHz-to-5MHz ranges and faster in the 5MHz-to- 35MHz range. Data Enable Output () The deserializes video and control data at different times. Control data is deserialized during the video blanking time. high indicates that video data is being deserialized and output on RGB_OUT[7:]. low indicates that control data is being deserialized and output on CNTL_OUT[8:]. When outputs are not being updated, the last data received is latched on the outputs. Figure 3 shows the timing. Power-Supply Circuits and Bypassing There are separate on-chip power domains for digital circuits and LVTTL/LVCMOS inputs (V CC supply and GND), outputs (V CCO supply and V CCO GND), PLL (V CCPLL supply and V CCPLL GND), and the LVDS input (V CCLVDS supply and V CCLVDS GND). The grounds are isolated by diode connections. Bypass each V CC, V CCO, V CCPLL, and V CCLVDS pin with high-frequency, surface-mount ceramic.µf and.µf capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. The outputs are powered from V CCO, which accepts a.7v to 3.6V supply, allowing direct interface to inputs with.8v to 3.3V logic levels. Cables and Connectors Interconnect for LVDS typically has a differential impedance of Ω. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver. Board Layout Separate the LVTTL/LVCMOS outputs and LVDS inputs to prevent crosstalk. A four-layer PCB with separate layers for power, ground, and signals is recommended. CONTROL DATA VIDEO DATA CONTROL DATA CNTL_OUT RGB_OUT = OUTPUT DATA HELD TIMING SHOWN FOR R/F = HIGH (RISING OUTPUT LATCH EDGE) Figure 3. Output Timing 3
14 ESD Protection The ESD tolerance is rated for the Human Body Model, Machine Model, and ISO 65. ISO 65 specifies ESD tolerance for electronic systems. MΩ R D.5kΩ The Human Body Model discharge components are C S = pf and R D =.5kΩ (Figure 4). The ISO 65 discharge components are C S = 33pF and R D = 2kΩ (Figure 5). The Machine Model discharge components are C S = 2pF and R D = Ω (Figure 6). R D Ω HIGH- VOLTAGE DC SOURCE CHARGE-CURRENT- LIMIT RESISTOR C S pf DISCHARGE RESISTANCE STORAGE CAPACITOR DEVICE UNDER TEST HIGH- VOLTAGE DC SOURCE CHARGE-CURRENT- LIMIT RESISTOR C S 2pF DISCHARGE RESISTANCE STORAGE CAPACITOR DEVICE UNDER TEST Figure 4. Human Body ESD Test Circuit Figure 6. Machine Model ESD Test Circuit. 5Ω TO Ω R D 2kΩ HIGH- VOLTAGE DC SOURCE CHARGE-CURRENT- LIMIT RESISTOR C S 33pF DISCHARGE RESISTANCE STORAGE CAPACITOR DEVICE UNDER TEST Figure 5. ISO 65 Contact Discharge ESD Test Circuit PROCESS: CMOS Chip Information Package Information For the latest package outline information and land patterns, go to PACKAGE TYPE PACKAGE CODE DOCUMENT NO. 48 LQPF C TQFN T
15 REVISION NUMBER REVISION DATE DESCRIPTION Revision History PAGES CHANGED 3 2/8 Corrected typo (REF_IN should be REFCLK) in Figure 4 5/8 Corrected LQFP package, added Machine Model ESD, and corrected diagrams, 2, 6, 7,,, /9 Added automotive qualified part to Ordering Information Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 2 San Gabriel Drive, Sunnyvale, CA Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2
19-3558; Rev 4; 8/09 EVALUATION KIT AVAILABLE 27-Bit, 3MHz-to-35MHz General Description The digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen
More informationPART. *EP = Exposed pad. LVDS IN+ IN- PCB OR TWISTED PAIR. Maxim Integrated Products 1
19-0849; Rev 1; 12/07 10-Bit LVDS Serializer General Description The serializer transforms 10-bit-wide parallel LVCMOS/LVTTL data into a serial high-speed, low-voltage differential signaling (LVDS) data
More informationMAX9210/MAX9214/ MAX9220/MAX9222. Programmable DC-Balance 21-Bit Deserializers. Features. General Description. Applications. Ordering Information
General Description The MAX9210/MAX9214/ deserialize three LVDS serial data inputs into 21 single-ended LVCMOS/ LVTTL outputs. A parallel rate LVDS clock received with the LVDS data streams provides timing
More informationCKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL
19-2405; Rev 0; 4/02 10Gbps 16:1 Serializer General Description The 16:1 serializer is optimized for 10.3Gbps and 9.95Gbps Ethernet applications. A serial clock output is provided for retiming the data
More information1000 Base-T, ±15kV ESD Protection LAN Switch
19-0841; Rev 0; 6/07 1000 Base-T, ±15kV ESD Protection LAN Switch General Description The meets the needs of high-speed differential switching, including that of Gigabit Ethernet (10/100/1000) Base-T switching
More informationEVALUATION KIT AVAILABLE High-Bandwidth, VGA 2:1 Switch with ±15kV ESD Protection
19-5; Rev ; 1/9 EVALUATION KIT AVAILABLE High-Bandwidth, VGA :1 Switch General Description The integrates high-bandwidth analog switches, level-translating buffers, and level-translating FET switches to
More information1000 Base-T, ±15kV ESD Protection LAN Switches
19-0624; Rev 0; 8/06 1000 Base-T, ±15kV ESD Protection LAN Switches General Description The meet the needs of high-speed differential switching. The devices handle the needs of Gigabit Ethernet (10/100/1000)
More informationS 27-Bit Parallel Interface S Rosenberger Connector (Cable Included) S Proven PCB Layout S Fully Assembled and Tested. Maxim Integrated Products 1
19-90; Rev 0; 9/09 MAX97/MAX98 Evaluation Kit General Description The MAX97/MAX98 evaluation kit (EV kit) provides a proven design to evaluate the MAX97 7-bit,.5MHz to MHz DC-balanced LVDS serializer and
More informationPin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits
Rev 2; 4/08 106.25MHz/212.5MHz/425MHz General Description The DS4106, DS4212, and DS4425 ceramic surfacemount crystal oscillators are part of Maxim s DS4-XO series of crystal oscillators. These devices
More informationLow-Capacitance, 2/3/4/6-Channel, ±15kV ESD Protection Arrays for High-Speed Data Interfaces
9-739; Rev 5; 6/ General Description The are low-capacitance ±5kV ESD-protection diode arrays designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair
More informationApplications +5V V CC V S EN SYNCH0, SYNCV0 SDA0, SCL0 RED SYNCH1, SYNCV1 SDA1, SCL1 MAX14895E BLU GND
19-5819; Rev ; 3/11 E V A L U A T I O N K I T A V A I L A B L E MAX14895E General Description The MAX14895E integrates level-translating buffers and features RED, GRN, and BLU (RGB) port protection for
More informationOvervoltage-Protection Controllers with a Low RON Internal FET MAX4970/MAX4971/MAX4972
19-4139; Rev 1; 8/08 Overvoltage-Protection Controllers General Description The family of overvoltage protection devices features a low 40mΩ (typ) R ON internal FET and protect low-voltage systems against
More informationN U M B ER O F V L V C C T R A N SL A T O R S
19-3156; Rev 2; 12/4 +1.2 to +3.6,.1µA, 1Mbps, General Description The 8-channel level translator provides the level shifting necessary to allow 1Mbps data transfer in a multivoltage system. Externally
More informationMAX9650/MAX9651 High-Current VCOM Drive Op Amps for TFT LCDs
General Description The MAX965/MAX9651 are single- and dual-channel VCOM amplifiers with rail-to-rail inputs and outputs. The MAX965/MAX9651 can drive up to 13mA of peak current per channel and operate
More informationEnhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic
EVALUATION KIT AVAILABLE MAX14983E General Description The MAX14983E integrates high-bandwidth analog switches, level-translating buffers, and 5V power switches to implement a complete 1: multiplexer for
More information+Denotes a lead(pb)-free/rohs-compliant package.
EVALUATION KIT AVAILABLE MAX7320 General Description The MAX7320 2-wire serial-interfaced peripheral features eight push-pull outputs with selectable power-up logic states. The +5.5V tolerant RST input
More informationTF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information
Features Companion driver to Quad Extended Common Mode LVDS Receiver TF0LVDS048 DC to 400 Mbps / 200 MHz low noise, low skew, low power operation t 350 ps (max) channel-to-channel skew t 250 ps (max) pulse
More informationPART TOP VIEW ADDR2 ADDR3 ADDR4 SELECT S/H CONFIG V L DGND V SS AGND IN CH. Maxim Integrated Products 1
9-675; Rev ; 4/ 32-Channel Sample/Hold Amplifier General Description The MAX567 contains 32 sample-and-hold amplifiers driven by a single multiplexed input. The control logic addressing the outputs is
More informationDS WIRE INTERFACE 11 DECOUPLING CAP GND
Rev ; 4/3 Hex Nonvolatile Potentiometer with General Description The contains six 256-position nonvolatile (NV) potentiometers, 64 bytes of NV user EEPROM memory, and four programmable NV I/O pins. The
More information+14dBm to +20dBm LO Buffers/Splitters with ±1dB Variation
-24; Rev 2; 3/4 +dbm to +dbm LO Buffers/Splitters General Description The MAX9987 and MAX9988 LO buffers/splitters each integrate a passive two-way power splitter with highisolation input and output buffer
More informationPART TOP VIEW ADDR2 ADDR3 ADDR4 SELECT S/H CONFIG V L DGND V SS AGND IN N.C. Maxim Integrated Products 1
9-674; Rev ; 4/ 32-Channel Sample/Hold Amplifier General Description The MAX568 contains 32 sample/hold amplifiers and four -of-8 multiplexers. The logic controlling the muxes and sample/hold amplifiers
More informationand 8 Open-Drain I/Os
EVALUATION KIT AVAILABLE MAX7325 General Description The MAX7325 2-wire serial-interfaced peripheral features 16 I/O ports. Ports are divided into eight push-pull outputs and eight I/Os with selectable
More information12 Push-Pull Outputs and 4 Inputs
EVALUATION KIT AVAILABLE MAX7326 General Description The MAX7326 2-wire serial-interfaced peripheral features 16 I/O ports. The ports are divided into 12 push-pull outputs and four input ports with selectable
More informationPART TOP VIEW. TO LOAD SINGLE Li+ CELL TO IN LOGIC OUT. Maxim Integrated Products 1
19-224; Rev 2; 6/3 USB-Powered Li+ Charger General Description The is a single-cell lithium-ion (Li+) battery charger that can be powered directly from a USB port* or from an external supply up to 6.5V.
More informationJU1 JU6, JU15 JU20. Maxim Integrated Products 1
9-9; Rev 0; /0 MAX9 Evaluation Kit General Description The MAX9 evaluation kit (EV kit) contains a flowthrough low-voltage differential signaling (LVDS) quad differential line driver (MAX9) and receiver
More information±15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers
19-477; Rev 1; 1/99 ±15k ESD-Protected, Single/Dual/Octal, General Description The are single, dual, and octal switch debouncers that provide clean interfacing of mechanical switches to digital systems.
More information+Denotes lead-free and RoHS-compliant.
9-4067; Rev 0; /08 MAX95 Evaluation Kit General Description The MAX95 evaluation kit (EV kit) is a fully assembled and tested printed-circuit board (PCB) that simplifies the evaluation of the MAX95 400Mbps,
More information*Note: Operation beyond this range is possible, but has not been characterized. PART. Maxim Integrated Products 1
19-8; Rev ; 2/ EVALUATION KIT AVAILABLE 8MHz to MHz Variable-Gain General Description The MAX6 general-purpose, high-performance variable-gain amplifier (VGA) is designed to operate in the 8MHz to MHz
More information36V-Capable Overvoltage Protector with Regulated Output Voltage
19-5570; Rev 1; 8/11 36V-Capable Overvoltage Protector with General Description The protects valuable consumer circuits against voltage faults of up to +36V. This robust protection is implemented in a
More informationTF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.
Features DC to 1.5 Gbps low jitter, low skew, low power operation Pin configurable, fully differential, non-blocking architecture eases system design and PCB layout On-chip 100W input termination minimizes
More information+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators
9-7; Rev ; / +.V to +.V, ±kv ESD-Protected,.µA, General Description The MAXE/MAXE/MAX MAX 8- channel level translators provide the level shifting necessary to allow data transfer in a multivoltage system.
More information+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators
9-67; Rev ; /6 General Description The 8-channel level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, and, set the logic
More informationI 2 C Port Expander with Eight Inputs. Features
EVALUATION KIT AVAILABLE MAX7319 General Description The MAX7319 2-wire serial-interfaced peripheral fea-tures eight input ports with selectable internal pullups, overvoltage protection to +6V, and transition
More informationINPUT +1.8V TO 28V. Pin Configuration GATE
9-8; Rev ; /7 Overvoltage Protectors with General Description The overvoltage protection (OVP) controllers protect low-voltage systems against high-voltage faults of up to +8V with an appropriate external
More informationUM3221E/UM3222E/UM3232E
General Description UM3221E/UM3222E/UM3232E Fail-Safe, Single Supply RS-232 Transceivers UM3221E/UM3222E/UM3232E The UM3221E/UM3222E/UM3232E series are 3.3V powered RS-232 transceivers intended for portable
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More informationPI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram
s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current
More informationMAX14653/MAX14654/ MAX14655/MAX High-Current Overvoltage Protectors with Adjustable OVLO
EVALUATION KIT AVAILABLE MAX14653/MAX14654/ General Description The MAX14653/MAX14654/ overvoltage protection devices feature a low 38mΩ (typ) R ON internal FET and protect low-voltage systems against
More informationFeatures. Ordering Information. Selector Guide. Applications. Pin Configurations. I 2 C Port Expander with 8 Open-Drain I/Os
General Description The MAX7321 2-wire serial-interfaced peripheral features eight open-drain I/O ports with selectable internal pullups and transition detection. Any port may be used as a logic input
More informationEVALUATION KIT AVAILABLE 28V Linear Li+ Battery Charger with Smart Autoboot Assistant OFF
19-994; Rev 2; 3/8 EVALUATION KIT AVAILABLE 28V Linear Li+ Battery Charger with General Description The intelligent, stand-alone constant-current, constant-voltage (CCCV), thermally regulated linear charger
More informationMAX3000E/MAX3001E/ +1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators
MAXE/MAXE/ MAX MAX +.V to +.V, ±kv ESD-Protected,.µA, AVAILABLE General Description The MAXE/MAXE/MAX MAX -channel level translators provide the level shifting necessary to allow data transfer in a multivoltage
More information+3.3V V DD NCD+ NCD- NOD+ NOD- MAX14978 NC0+ NC0- NC1+ NC1- NO0+ NO0- NO1+ GND. Maxim Integrated Products 1
19-5573; Rev 1; 4/11 SuperSpeed USB Passive Switch General Description The high-performance, passive analog switch is ideal for switching Hi-Speed USB and SuperSpeed USB data between one source and two
More informationXRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter
Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter April 2002-1 FEATURES 8-Bit Resolution Up to 10 MHz Sampling Rate Internal S/H Function Single Supply: 3.3V VIN DC Range: 0V to V DD VREF DC
More informationFIN1102 LVDS 2 Port High Speed Repeater
LVDS 2 Port High Speed Repeater General Description This 2 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1102 accepts and
More information2-Wire, 5-Bit DAC with Three Digital Outputs
Rev 1; 6/4 2-Wire, 5-Bit DAC with Three Digital Outputs General Description The is a 5-bit digital-to-analog converter (DAC) with three programmable digital outputs. The communicates through a 2-wire,
More informationPART MAX3397EELA+ Maxim Integrated Products 1
19-771; Rev ; 4/7 EVALUATION KIT AVAILABLE General Description The ±15kV ESD-protected bidirectional level tralator provides level shifting for data trafer in a multivoltage system. Externally applied
More informationLow-Jitter Frequency Synthesizer with Selectable Input Reference MAX3673
19-44 ; Rev 0; 2/09 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter Frequency Synthesizer General Description The is a low-jitter frequency synthesizer that accepts two reference clock inputs and
More informationXRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter
CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to
More informationFIN1101 LVDS Single Port High Speed Repeater
FIN1101 LVDS Single Port High Speed Repeater General Description This single port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. It accepts
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationDigital Thermometers and Thermostats with SPI/3-Wire Interface
19-5629; Rev 0; 11/10 Digital Thermometers and Thermostats General Description The digital thermometers and thermostats with an SPI /3-wire interface provide temperature readings that indicate the device
More informationMAX3804 Evaluation Kit. Evaluates: MAX3804. Features DC-Coupled EV Kit SMA Connectors for All High-Speed Inputs and Outputs Fully Assembled and Tested
19-2821; Rev 1; 2/09 General Description The MAX3804 DC-coupled evaluation kit (EV kit) simplifies evaluation of the MAX3804 12.5Gbps settable equalizer. The EV kit enables full testing of the device functions
More informationMAX4951C 6Gbps SATA Bidirectional Redriver with Input Equalization, Preemphasis, and Advanced Power Management
9-585; Rev ; 3/ E V A L U A T I O N K I T A V A I L A B L E MAX495C General Description The MAX495C dual-channel buffer with input equalization and preemphasis is ideal to redrive internal serial- ATA
More information4.5V to 36V Dual Relay/Valve/Motor Driver
EVALUATION KIT AVAILABLE MAX14874 General Description The MAX14874 dual push-pull driver provides a small and simple solution for driving and controlling relays and valves with voltages between 4.5V and
More informationMAX14606/MAX14607 Overvoltage Protectors with Reverse Bias Blocking
EVALUATION KIT AVAILABLE MAX1466/MAX1467 General Description The MAX1466/MAX1467 overvoltage protection devices feature low 54mI (typ) on-resistance (RON) internal FETs and protect low-voltage systems
More informationUM3222E,UM3232E. High ESD-Protected, Low Power, 3.3V to 5.5V, True RS-232 Transceivers. General Description. Applications.
UM3222E,UM3232E High ESD-Protected, Low Power, 3.3V to 5.5V, True RS-232 Transceivers General Description The UM3222E/UM3232E are dual driver, dual receiver RS-232 transceiver solutions intended for portable
More informationSM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.
156.25MHz/312.5MHz and 78.125MHz/156.25MHz LVDS Clock Synthesizer ClockWorks Flex General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise
More informationDS2120 Ultra3 LVD SCSI Terminator
Ultra3 LVD SCSI Terminator www.maxim-ic.com FEATURES Fully Compliant with Ultra3, Ultra160, Ultra320, and Ultra2 (LVD only) SCSI Provides Low-Voltage Differential (LVD) Termination for Nine Signal Line
More informationGeneral Description. Applications. Typical Operating Circuit
General Description The MAX14631/MAX14633 are USB charger adapter emulators with automatic host-charger identification circuitry for USB-dedicated chargers. The devices allow USB wall adapters, travel
More informationMAX5097A Evaluation Kit. Evaluates: MAX5097A
19-0718; Rev 0; 1/07 MAX5097A Evaluation Kit General Description The MAX5097A evaluation kit (EV kit) demonstrates the MAX5097A in a standard application circuit demonstrating high efficiency. The EV kit
More informationCraft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM
Data Sheet FEATURES 460 kbit/s Transmission Rate Single 5 V Power Supply Compatible with RS-232 Input/Output Levels 0.1 μf Charge Pump Capacitors One Driver and One Receiver On-Board DC-DC Converter ±4.2
More informationSGM Channel, 6th-Order Video Filter Driver for SD/HD
PRODUCT DESCRIPTION The SGM9346 video filter is intended to replace passive LC filters and drivers with an integrated device. Six 6th-order Butterworth filters provide improved image quality compared to
More information±15kV ESD-Protected, 12V, Dual RS-232 Serial Port with Low-Power Standby for Motherboards/Desktops MAX3209EEUU MAX3209EEGL TOP VIEW
19-1471; Rev 5; 9/2 ±15k ESD-Protected, 12, Dual RS-232 Serial Port General Description The is a complete, dual DTE RS-232 serial port (6 transmitters, 1 receivers) for motherboards and desktop PCs that
More informationDS2118M Ultra3 LVD/SE SCSI Terminator
Ultra3 LVD/SE SCSI Terminator www.maxim-ic.com FEATURES Fully Compliant with SCSI SPI-2, SPI-3, SPI-4, Ultra160, and Ultra320 Provides Multimode Low-Voltage Differential/Single-Ended (LVD/SE) Termination
More informationFrequency Generator for Pentium Based Systems
Integrated Circuit Systems, Inc. ICS969C-23 Frequency Generator for Pentium Based Systems General Description The ICS969C-23 is a low-cost frequency generator designed specifically for Pentium-based chip
More informationSM Features. General Description. Applications. Block Diagram
ClockWorks Fibre Channel (106.25MHz, 212.5MHz) Ultra-Low Jitter, LVDS Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely
More informationICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.
More informationPART MAX5544CSA MAX5544ESA REF CS DIN SCLK. Maxim Integrated Products 1
19-1571; Rev ; 12/99 Low-Cost, +5, Serial-Input, General Description The serial-input, voltage-output, 14-bit monotonic digital-to-analog converter (DAC) operates from a single +5 supply. The DAC output
More informationSystem Monitoring Oscillator with Watchdog and Power Fail
General Description The MAX7387/MAX7388 replace ceramic resonators, crystals, and supervisory functions for microcontrollers in 3.3V and 5V applications. The MAX7387/MAX7388 provide a clock source together
More informationMAX14535E Evaluation Kit. Evaluates: MAX14535E
19-4510; Rev 0; 3/09 General Description The MAX14535E evaluation kit (EV kit) demonstrates the MAX14535E double-pole/double-throw (DPDT) analog switch featuring negative signal capability, low onresistance
More informationSM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer
ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing
More informationPART IN+ IN- TX_DISABLE TX_FAULT BIAS SET BIASMAX 2 APCSET 2 MODSET 2 MOD SET PC_MON BS_MON
Rev 1; 2/6 Dual, NV, Variable Resistors General Description The DS392 features a dual, nonvolatile (NV), low temperature-coefficient, variable digital resistor with 256 user-selectable positions. The DS392
More informationSCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN
9 Channel Bus LVDS Transceiver w/ Boundary SCAN General Description The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane
More informationDigital Temperature Sensors and Thermal Watchdog with Bus Lockup Protection
19-3382; Rev 4; 10/10 EVALUATION KIT AVAILABLE General Description The temperature sensors accurately measure temperature and provide an overtemperature alarm/interrupt/shutdown output. These devices convert
More informationDS1345W 3.3V 1024k Nonvolatile SRAM with Battery Monitor
19-5587; Rev 10/10 www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Power supply monitor resets processor when
More information20Mbps, +3.3V, SOT23 RS-485/ RS-422 Transmitters MAX3293/MAX3294/MAX3295. Features
19-277; Rev 3; 3/11 2Mbps, +3.3V, SOT23 RS-485/ General Description The low-power, highspeed tramitters for RS-485/RS-422 communication operate from a single +3.3V power supply. These devices contain one
More informationMaxim Integrated Products 1
19-3093; Rev 0; 12/03 MAX3942 Evaluation Kit General Description The MAX3942 evaluation kit (EV kit) is an assembled demonstration board that provides electrical evaluation of the MAX3942 10.7Gbps modulator
More informationMAX8804V/MAX8804W/MAX8804Y/MAX8804Z
19-785; Rev 2; 4/8 EVALUATION KIT AVAILABLE High-Voltage, Dual-Input, USB/AC General Description The intelligent, dual-input, stand-alone, constant-current, constant-voltage (CCCV), thermally regulated
More information3.3V, 2.0GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION
3.3V, 2.0GHz ANY DIFF. -TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ TERNAL TERMATION FEATURES Guaranteed AC performance > 2.0GHz f MAX output toggle > 3.0GHz f MAX input < 800ps t PD (matched-delay
More informationT1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
More information2-Bit Bidirectional Voltage-Level Translator with Auto Direction sensing and ±15kV ESD Protection UM3302H CSP UM3302Q QFN
2-Bit Bidirectional oltage-level Tralator with Auto Direction seing and ±15k ESD Protection UM3302H CSP8 1.90 0.90 UM3302Q QFN8 1.40 1.20 General Description The UM3302, a ESD protected level tralator,
More informationRemote ±1 C Accurate Digital Temperature Sensors with SPI-Compatible Serial Interface
General Description The /MAX6628 precise digital temperature sensors report the temperature of a remote sensor. The remote sensor is a diode-connected transistor, typically a low-cost, easily mounted 2N3904
More informationSY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer
Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer General Description The is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable
More informationDS1249Y/AB 2048k Nonvolatile SRAM
19-5631; Rev 11/10 www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation
More informationDS1225Y 64k Nonvolatile SRAM
19-5603; Rev 10/10 NOT RECOMMENDED FOR NEW DESIGNS 64k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during
More informationPCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3
PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input
More information3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX
3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX FEATURES High-performance, 1GHz LVDS fanout buffer/ translator 22 differential LVDS output pairs Guaranteed AC parameters over
More informationDS21S07AE. SCSI Terminator
DS21S07A SCSI Terminator www.maxim-ic.com GENERAL DESCRIPTION Fast SCSI and Ultra SCSI require the use of active terminations at both ends of every cable segment in a SCSI system with single-ended drivers
More informationFeatures. Applications
HCSL-Compatible Clock Generator for PCI Express General Description The is the smallest, high performance, lowest power, 2 differential output clock IC available for HCSL timing applications. offers -130dBc
More informationPI6LC48L0201A 2-Output LVDS Networking Clock Generator
Features ÎÎTwo differential LVDS output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
More informationCAP+ CAP. Loop Filter
STS-12/STS-3 Multirate Clock and Data Recovery Unit FEATURES Performs clock and data recovery for 622.08 Mbps (STS-12/OC-12/STM-4) or 155.52 Mbps (STS-3/OC-3/STM-1) NRZ data 19.44 MHz reference frequency
More informationFeatures. Applications
Ultra-Precision 1:8 CML Fanout Buffer with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential CML 1:8 fanout buffer. The is optimized to provide eight
More information3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX
3.3V 1GHz DUAL 1:1 PRECISION LVDS FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX FEATURES High-performance dual 1:1, 1GHz LVDS fanout buffer/translator Two banks of 1 differential LVDS outputs Guaranteed
More informationNational Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations
DS92LV010A Bus LVDS Transceiver Ushers in a New Era of High-Performance Backplane Design Bus LVDS (BLVDS) is a new family of bus interface circuits invented by based on LVDS technology. This family of
More informationSingle-/Dual-Input 1-Cell Li+ Chargers with OVP Protection and Programmable Charge Timer
19-3565; Rev 3; 12/8 EVALUATION KIT AVAILABLE Single-/Dual-Input 1-Cell Li+ Chargers with General Description The single-/dual-input linear battery chargers safely charge single-cell Li+ batteries. The
More informationDS90LV804 4-Channel 800 Mbps LVDS Buffer/Repeater
DS90LV804 4-Channel 800 Mbps LVDS Buffer/Repeater General Description The DS90LV804 is a four channel 800 Mbps LVDS buffer/ repeater. In many large systems, signals are distributed across cables and signal
More informationIDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO
DATASHEET ADVANCE INFORMATION IDTVP386 General Description The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps
More informationFeatures. Applications
3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer
More information+60V Simple Swapper Hot-Swap Switch
19-2850; Rev 0; 4/03 +6 Simple Swapper Hot-Swap Switch General Description The is a fully integrated Simple Swapper hot-swap switch for positive supply rails. The device allows the safe insertion and removal
More information