USB Type-C Active Cable ECN

Size: px
Start display at page:

Download "USB Type-C Active Cable ECN"

Transcription

1 USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25,

2 Introduction Scope Requirements for active cables Organization ECN to USB Type-C Specification and Thermal Design Considerations Outline Usage Models CC Requirements Active Cable Definition SBU Requirements USB PD Requirements USB 2.0 Response to USB PD Events USB 3.2 Power Requirements Return Loss Thermal Requirements Alternate Modes Shielding Effectiveness Thermal Design Considerations 2

3 Potential Usage Models for <5m Active Cables USB Type-C Full-Featured cable maximum reach USB 3.2 Gen1 ~2m USB 3.2 Gen2 ~1m Use cases where USB Type-C Passive Full Feature Cables may not be long enough Displays Cameras Machine Vision Virtual Reality Active Cables just work Future specification development for longer than 5m active cables as well as optically isolate cables is expected 3

4 Active Cable Definition (5.2) Active cables are designed to just work like passive cables with no discernable difference from the user s perspective. Active cables minimally support USB 3.2 Gen 2x1. As multi-lane USB 3.2 and multi-lane USB 3.2 repeaters become common, all active cables will be required to support two lanes. Active cables support USB PD emarkers and may support Alternate Modes and advertise them as defined in Section Length USB PD VBUS < 5 m SOP Required (SOP Optional) 3 A or 5 A VCONN Wiring Same as passive cable CC USB 2.0 USB 3.2 SBU Same as passive cable Same as passive cable (Repeater) Gen 2x1 Gen 1x2 Gen 2x2 Passive 4

5 USB PD Requirements (5.2.1) Support for emarkers on SOP and optionally SOP Discover Identity Active Cable SBU Supported SBU Type Maximum Operating Temperature Shutdown Temperature USB3 Gen1 U0 Latency USB3 Gen2 U0 Latency USB2 Support USB3 Support, One or two lane support Cable Status Internal Temperature of the plug Thermal Shutdown indicator 5

6 Response to USB PD Events ( ) Power Role Swap Maintain USB3.2 signaling during a Power Role Swap VCONN Swap Maintain USB3.2 signaling during a Vconn Swap Fast Role Swap Active cables will drop USB 3.2 signaling as a side-effect of a Fast Role Swap if VCONN is not maintained during the Fast Role Swap 6

7 Power Requirements (5.2.3 & ) VBUS All active cables meet the limits of the IR Drop on VBUS and ground defined in Section (Same as passive cables) VCONN Be capable of being powered from VCONN from only one port Meet the VCONN sink requirement defined in Table 4-5 (to be updated) and Table Power dissipation targets are lower in active cables than passive cables because U3, Rx.Detect, or ess.disabled for extended periods with VCONN applied. Table 5-10 USB 3.2 U-State Requirements Waivers to 10mW at introduction Goal power dissipation State U0 Requirement Required Maximum Power Consumption VCONN 1.0W 1-lane 1.5W 2-lane Target Power Consumption VCONN Power Consumption Notes Applies to POLLING.LFPS, TRAINING, and RECOVERY states. U1 Logically required U0 power Forwarding U1 LFPS is required U2 Logically required U1 power Forwarding U2 LFPS is required U3 Required 5 mw 2 mw emarker in sleep. Rx.Detect Required 5 mw 2 mw Rx.Detect period may be lengthened when no USB 3.2 terminations have been detected. emarker in sleep. ess.disabled Required 5 mw 1 mw USB 3.2 is disabled. emarker in sleep. 7

8 Mechanical Requirements Same as Passive Cables Plug Spacing Active cables support the USB Type-C vertical and horizontal spacing defined Section when functioning in USB 3.2 x1 operation However, this spacing may impose thermal constraints The Appendix D provides system design guidance to minimize the thermal impact due to connector spacing Products designed for USB 3.2 x2 operation with multiple adjacent USB Type-C connectors should follow Appendix D guidelines to minimize the likelihood the active cable will go into thermal shutdown 8

9 Thermal Requirements ( ) Thermal Shutdown Place USB 3.2 signals in ess.disabled state when plug skin temperature reaches the maximum defined in Table 5-6 Report thermal shutdown in USB PD Cable Status Maximum Skin Temperature The active cable plug s skin temperature should not exceed a maximum operating temperature of 30 C above the ambient temperature for a plastic/rubber housing and 15 C for a metal housing in any operating mode Thermal shutdown occurs when the maximum plug skin temperature reaches the values defined in table 5-6 or lower Compliance will check the cable plug skin temperature with controlled motherboard and ambient temperatures 9

10 Thermal Requirements ( ) Thermal Reporting Report maximum internal operating temperature in the USB PD Discover Identity Command Report current internal temperature in the USB PD Get Status Command. Report in C and monotonic Cable manufacturers correlate the maximum internal operating temperature with the maximum plug skin temperature to ensure shutdown when the maximum plug skin temperature is reached Table 5-6 Cable Temperature Requirements Maximum Internal to Skin Temperature Offset Design specific Maximum Internal Operating Temperature Design specific Maximum Skin Temperature Plastic/Rubber 1 80 C Maximum Skin Temperature Metal 1 55 C Note 1: IEC reduced by 5 C 10

11 Shielding Effectiveness ( ) Same as passive cables 11

12 CC Wire Requirements ( ) Same requirements as passive cables SBU Requirements ( ) Crosstalk same as passive cables ( ) SBU Characteristics Active cable SBU end-to-end connections meet the requirements defined in Table 5-7 when VCONN is present SBUs have no guaranteed performance when VCONN is not provided to the cable The Host or Device should not provide any signal beyond what is defined in Table

13 Table 5-7 Active Cable SBU Characteristics Name Description Min Max Units zcable_sbu tcabledelay_sbu rcable_sbu vcable_sbu Cable characteristic impedance on the SBU wires Cable propagation delay on the SBU wire DC resistance of SBU wires in the cable in USB Cable voltage swing on SBU wires Ω 26 ns 40 Ω V Insertion Loss 1 Cable insertion Loss 0.5MHz 1MHz 10MHz 25MHz 50MHz 100MHz icablesbu Maximum end-to-end current ma db 13

14 USB 2.0 Requirements ( ) Same as passive cables Required to be passive 14

15 USB 3.2 Architectures ( ) Active cables without at least one re-timer are out of scope. Active cables without re-timers connected to TP3 are out of scope. Tx Rx Re-timer Re-timer Re-timer Re-timer Rx Tx Tx Rx Re-timer Re-timer Rx Tx Host/device TP2: Re-timer TP3:Re-timer Host/device Host/device TP2: Passive TP3:Re-timer Host/device Tx Rx Re-driver Re-timer Re-timer Re-driver Rx Tx Tx Rx Re-timer Re-timer Rx Tx Host/device TP2: Re-driver TP3:Re-timer Host/device Host/device Re-timer in center of cable Host/device 15

16 USB 3.2 Power-on and Rx.Detect Active cables perform far-end receiver termination detection per USB 3.2 Appendix E An active cable complete power-on and far-end receiver termination detection through the cable within tfwd_rx.detect Table 5-8 Active Cable Power-on Requirements Parameter Minimum Maximum Units ZRX-HIGH-IMP-DC-POS per USB 3.2 per USB 3.2 RRX-DC per USB 3.2 per USB 3.2 tfwd-rx.detect 42 ms 16

17 USB 3.2 U0 Delay ( ) Repeaters in active cables will meet the U0 delay requirements defined in USB 3.2 Appendix E USB 3.2 U-State Exit Latency ( ) Active cables will meet the U-state exit latency defined in USB 3.2 Appendix E 17

18 Mated Connector Repeater Repeater Mated Connector USB 3.2 Signal Swing ( ) Test Points are defined the same was as in USB 3.2 TP2 mid-point: defined to be after the mated receptacle/plug on the plug side with the plug test board with the traces de-embedded TP3 mid-point: defined to be after the mated receptacle/plug on the receptacle side with the USB Type-C cable test fixture TP1 TP2 TP3 TP4 Test Point TP1 TP2 TP3 TP4 Description Transmitter silicon pad Transmitter port connector mid-point Receiver port connector mid-point Receiver silicon pad Si Pkg + - Txp Txn Active Cable Rxp Rxn + - Si Pkg Figure 5-8 SuperSpeed Electrical Test Points 18

19 USB 3.2 Compliance Test Setup Figure 5-8 SuperSpeed Compliance Test Setup Pattern Generator + - Tx1p T10n TP1 TP2 TP3 Tx Aggressor TP4 Oscilloscope or Error Detector Test Fixture Rx1p Rx1n Rx0n Rx0p Repeater Active Cable Repeater Rx0p Rx0n Rx1p Rx1n Test Fixture TP1 Tx0p + - Tx0n Pattern Generator Tx Aggressor 19

20 USB 3.2 TP1 ( ) Normative (set at the pattern generator for compliance testing) Subset of the USB 3.2 Spec Table 5-11 Active Cable USB 3.2 Stressed Source Swing, TP1 Symbol Parameter Gen 1 (5.0 GT/s) Gen 2 (10 GT/s) Units Comments V TX-DIFF-PP Differential p-p Tx voltage swing 0.8 (min) 0.8 (min) 1.2 (max) 1.2 (max) V Nominal is 1 V p-p Nominal is 3.5 db for Gen 1 operation. Gen 2 V TX-DE-RATIO Tx de-emphasis USB 3.2 Table /-1.0 db transmitter equalization requirements are described in USB 3.2 Section V PRESHOOT Tx Preshoot USB 3.2 Table /-1.0 db Gen 2 transmitter equalization requirements are described in USB 3.2 Section Table 5-12 Active Cable USB 3.2 Stressed Source Jitter, TP1 (Same as USB 3.2) Symbol Parameter Gen 1 (5GT/s) Gen 2 (10GT/s) Units Notes f1 Tolerance corner MHz J Rj Random Jitter UI rms 1 J Rj_p-p Random Jitter peak- peak at UI p-p 1,4 J Pj_500kHZ Sinusoidal Jitter UI p-p 1,2,3 J Pj_1Mhz Sinusoidal Jitter UI p-p 1,2,3 J Pj_2MHz Sinusoidal Jitter UI p-p 1,2,3 J Pj_4MHz Sinusoidal Jitter N/A 0.37 UI p-p 1,2,3 J Pj_f1 Sinusoidal Jitter UI p-p 1,2,3 J Pj_50MHz Sinusoidal Jitter UI p-p 1,2,3 J Pj_100MHz Sinusoidal Jitter N/A 0.17 UI p-p 1,2,3 20

21 USB 3.2 TP2 ( ) Informative (used to check the stressed signal for active cable JTOL testing) Design guidance for active cable input receiver TP1 TP Rx0n Rx0p Tx0n Tx0n Rx1n Rx1p Si Rx0n Rx0p Tx0n Tx0p Full Breakout Rx1n + - Tx1n Tx1p Rx1p Pkg Tx1p Tx1n Table 5-13 Active Cable USB 3.2 Input Swing at TP2 (Informative) Symbol Parameter Gen 1 (5.0 GT/s) Gen 2 (10 GT/s) Units Comments V TX-DIFF-PP Differential p-p Tx voltage swing 250 (min) 1000 (max ) 250 (min ) 850 (max ) mv Nominal is 550mV p-p V TX-DE-RATIO Tx de-emphasis 0 (min) 4.0 (max) 2.1 (min) 4.1 (max) db There is no de-emphasis requirement for Gen1. V PRESHOOT Tx Preshoot NA 1.2 (min) 3.2 (max) db Applicable to USB3.2 Gen2 operation only 21

22 USB 3.2 TP3 ( ) Informative (not used for compliance testing) Design guidance for active cable output driver No De-emphasis required Pkg + - Rx0n Rx0p Rx1n Rx1p Tx0n Tx0p Tx1n Tx1p TP1 Si TP2 Rx0n Rx0p Rx1n Rx1p HF-1C TP3 Rx0p Rx0n Rx1p Rx1n CLB Table 5-14 Active Cable USB 3.2 Output Swing at TP3 (Informative) Symbol Parameter Gen 1 (5.0 GT/s) V RX-DIFF-PP-POST-EQ V TX-DE-RATIO-GEN1 V TX-DE-RATIO + V PRESHOOT-GEN2 Differential Rx peakto-peak voltage Tx de-emphasis Tx de-emphasis + Tx Preshoot 300 (min) 850 (max) 0 (min) 4.0 (max) NA Gen 2 (10 GT/s) 300 (min ) 850 (max ) Units mv Comments Measured after the Rx EQ function (Section 6.8.2). Nominal is 0.5 V p-p NA db No preshoot allowed 0 (min) 3.0 (max) db Sum of the de-emphasis and preshoot. There is no de-emphasis and pre-shoot requirement. 22

23 USB 3.2 TP4 ( ) Normative (tested in compliance) The active cable transmitter output is defined at TP4 for both high and low loss channels The requirements for TP4 are defined in the USB3.2 specification Table 6-20 The input signal for the test will be applied at TP1 per Section The low loss test board will be used to test the maximum output swing The maximum loss test board will be used to test the minimum output swing. Jitter must be met with both test boards The active cable bit-error-rate will be tested at TP4 and meet or exceed a BER of The error detector used will have the ability to remove SKP ordered sets 23

24 USB3.2 Test Points: TP4 (Rx Silicon Pad) Used for Tx eye measurement Eye height TJ (using RJ TP3) In practice, signal is TP3 Compliance board is embedded by Sigtest. TP1 TP2 TP Rx0n Rx1p Rx1n Rx1n Tx0p Tx0n Tx1p Tx1n Si Rx0p Rx0n Rx1p Rx1n HF-1C Active Cable Rx0p Rx0n Rx1p Rx1n CLB Pkg 24

25 Return Loss Still under development 25

26 Alternate Modes Discovery via USB PD Discover SVIDs on SOP only Discover Modes on SOP only Enter/Exit Mode Enter and Exit mode will be communicated on SOP and on SOP when the SOP Controller Present bit is set in the Active Cable Recommend that Enter mode be sent initially to SOP and then SOP if supported and then SOP Recommend Exit mode be sent initially to SOP and then to SOP if supported and then SOP Power In Alternate Mode Maintain the plug s Maximum Skin Temperature below the requirement defined in Table 5-6 Recommended to reduce power in sleep states 26

27 Thermal Design Considerations (Appendix D) Provides case studies to show the thermal impacts of certain factors affecting the active cable maximum plug skin temperature IC power VBUS Current Port Spacing Receptacle heat sinking Active Cable Model (Single Port, Top Mount Receptacle) 27

28 Active Cable Thermal Design Considerations Design the heat sink of cable to tradeoff flow to the cable plug and IC temperature Design for maximum IC Junction temperature This may be lower than the maximum plug skin temperature Design to shutdown at a cable plug skin temperature per Table 5-6 or lower Cable vendors should build in margin to the specification Active cables may shutdown at lower temperatures that the specification allows Passive cables dissipate 250 mw in the plug at 5 A Active x1 cables dissipate 750 mw in the plug at 5 A (500 mw from electronics) Active x2 cables dissipate 1 W in the plug at 5 A (750 mw from electronics) This power has to be dissipated somehow 28

29 USB3.2 x1 Single Port Spacing Simulations Assumptions 500 mw power dissipation in each plug from electronics 35 C Ambient 60 C Thermal Boundary (motherboard temperature) Plastic housing shell Requirements TS (Plug skin temperature) must be less than 30 C above ambient No special design considerations needed if motherboard is 60 C maximum Thermal shutdown occurs by 80 C TS (plug skin temperature) 3 A VBUS 5 A VBUS T S ( C)

30 USB3.2 Multi-Port Spacing Considerations Heat transfers between cables Heat dissipation through natural convection is less effective than in the single port case Radiation is less effective than in the single port case Center cable plug skin surface temperature is the hottest Vertically Stacked Horizontal Connectors 3x1 (VERT) Horizontally Stacked Vertical Connectors 1x3 (HZ90) Horizontally Stacked Horizontal Connectors 1x3 (HORZ)

31 USB 3.2 x1 Multi-Port Spacing Simulations Assumptions 35 C Ambient, 60 C Thermal Boundary (motherboard temperature) 500 mw power dissipation in each plug from electronics USB 3.2 x1 3A Active Cable in 3-port Configuration USB 3.2 x1 5A Active Cable in 3-port Configuration 31

32 USB3.2 x1 Multi-Port Spacing Design Considerations 3 A Ports It is possible to maintain the cable TS (plug skin temperature) at 30 C above ambient at minimum spacing with no special heat spreader or heat sink The board thermal design should be simulated next to the receptacle and a reasonable maximum temperature maintained 5 A Ports It is not possible to maintain the cable TS at 30 C above ambient at minimum spacing in all orientations with no special heat spreader or heat sink in all cases Thermal simulation should be performed and minimum port spacing increased or a heat spreader or heat sink added to the board design The board thermal design should be simulated next to the receptacle and a reasonable maximum temperature maintained 32

33 USB3.2 x2 Single Port Spacing Simulations Assumptions 750 mw power dissipation in each plug from electronics 35 C Ambient 60 C Thermal Boundary (motherboard temperature) Requirements TS (Plug skin temperature) must be less than 30 C above ambient No special design considerations needed if motherboard is 60 C maximum Recommended that 5 A VBUS designs test and verify thermal designs Thermal shutdown occurs by 80 C TS 3A VBUS 5A VBUS T S ( C)

34 USB3.2 x2 Multi-Port Spacing Results Assumptions 35 C Ambient, 60 C Thermal Boundary (motherboard temperature) 750 mw power dissipation in each plug from electronics USB3.2 x2 3A Active Cable in 3-port Configuration USB3.2 x2 5A Active Cable in 3-port Configuration 34

35 USB3.2 x2 Multi-Port Spacing Design Considerations 3 A Ports It is not possible to maintain the cable TS at 30 C above ambient at minimum spacing with no special heat spreader or heat sink Thermal simulation should be performed and minimum port spacing increased or a heat spreader or heat sink added to the board design The board thermal design should be simulated next to the receptacle and a reasonable maximum temperature maintained 5 A Ports It is not possible to maintain the cable TS at 30 C above ambient at minimum spacing with no special heat spreader or heat sink Thermal simulation should be performed and minimum port spacing increased AND a heat spreader or heat sink added to the board design The board thermal design should be simulated next to the receptacle and a reasonable maximum temperature maintained 35

36 Summary of Design Considerations Remember that Hosts, Hubs, and Devices do not control the type of cable connected or the ambient temperature Designers must consider and simulate: Port Spacing and orientation USB Type-C Receptacle heat sink, spreader, or cooling Motherboard temperature VBUS Current per port Number of USB 3.2 lanes (x1 or x2) 36

37 Q&A 37

USB 3.2 PHY and Link Spec

USB 3.2 PHY and Link Spec USB 3.2 PHY and Link Spec Howard Heck PHY WG Chair Huimin Chen Link WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 USB 3.2 Goals Recap Doubling the

More information

PCI Express Link Equalization Testing 서동현

PCI Express Link Equalization Testing 서동현 PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration

More information

Compliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK

Compliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK Compliance test method and detailed spec for -USB3.0 Tektronix Korea YJ.PARK Differences from USB2.0 High-Speed 480MT/s No-SSC 2 wires for signaling Tx and Rx use the same wire 1 bi-directional link DC

More information

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed

More information

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,

More information

T Q S 2 1 L H 8 X 8 1 x x

T Q S 2 1 L H 8 X 8 1 x x Specification Quad Small Form-factor Pluggable Plus QSFP+ TO 4xSFP+ AOC Ordering Information T Q S 2 1 L H 8 X 8 1 x x Distance Model Name Voltage Category Device type Interface LOS Temperature TQS-21LH8-X81xx

More information

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

PCI Express 4.0. Electrical compliance test overview

PCI Express 4.0. Electrical compliance test overview PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link

More information

The USB Type-C Connector: A Brave New World for the PC Industry. Howard Heck April 17, 2015

The USB Type-C Connector: A Brave New World for the PC Industry. Howard Heck April 17, 2015 The USB Type-C Connector: A Brave New World for the PC Industry Howard Heck April 17, 2015 Introduction User Experience Vision Key Design Aspects Port Behaviors User Experience Driven Challenges Challenges

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

Virtex-6 FPGA GTX Transceiver Characterization Report

Virtex-6 FPGA GTX Transceiver Characterization Report Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent

More information

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI

More information

Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx

Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx PRODUCT FEATURES Four-channel full-duplex active optical cable Multirate capability: 10 Gb/s to 25 Gb/s per channel QSFP28

More information

End Product Cable Test Plan

End Product Cable Test Plan USB Type-C End Product Cable Test Plan December 30, 2015 Rev: 0.7 Introduction USB Type-C cables may be Electronically Marked and support an array of USB and Vendor Defined functionalities. A cable may

More information

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012 of 2 A.0 Objective This specification defines the performance, test, quality and reliability requirements of the USB3.0 Standard- A Receptacle. 2.0 Scope This specification is applicable to the termination

More information

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting

More information

GEPON OLT Optical Module

GEPON OLT Optical Module GEPON OLT Optical Module P/N: GETP-4311S-E2XDC Product Features Compatible IEEE 802.3ah 1000BASE-PX20/PX20+ GEPON application Applied to EPON OLT for a Single Fiber Bi-directional EPON System SFP, Single

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

Feb-2016 Rev 1

Feb-2016 Rev 1 08-509-2 22-Feb-206 Rev USB Type-C Connector Scope :. Contents This specification covers the requirements for product performance, test methods and quality assurance provisions of TE Connectivity USB type

More information

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1 PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004

More information

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx PRODUCT FEATURES Four-channel full-duplex active optical cable Multirate capability: 10 Gb/s to 28 Gb/s per channel QSFP28

More information

Amphenol Amphenol Taiwan Corporation Sheet 1 of 16

Amphenol Amphenol Taiwan Corporation Sheet 1 of 16 Amphenol Amphenol Taiwan Corporation Sheet 1 of 16 Title: USB3.0 Product Specification Part Number: GSB3 Series Description: USB3.0 A&B Type Plug & Receptacle Revisions Control Rev. ECN Number Originator

More information

Advanced Jitter Analysis with Real-Time Oscilloscopes

Advanced Jitter Analysis with Real-Time Oscilloscopes with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope

More information

DisplayPort 1.4 Webinar

DisplayPort 1.4 Webinar DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and

More information

Description. Features. Application. Ordering information

Description. Features. Application. Ordering information Description APAC QSFP28 Active Optical Cable (AOC) product is a new high speed pluggable I/O interface products. This interconnecting module offers 4 channels and maximum bandwidth of 100Gbps. This module

More information

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol

More information

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000

More information

GEPON OLT PX20+ Optical Module

GEPON OLT PX20+ Optical Module OP-MEPL6443S1SD-20+ OP-MEPL6443S2SD-20+ Product Features Compatible IEEE 802.3ah 1000BASE-PX20/PX20+ GEPON application Applied to EPON OLT for a Single Fiber Bi-directional EPON System SFP, Single SC connector,

More information

5 GT/s and 8 GT/s PCIe Compared

5 GT/s and 8 GT/s PCIe Compared 5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking

More information

Quad Small Form factor Pluggable Plus (QSFP/QSFP+)

Quad Small Form factor Pluggable Plus (QSFP/QSFP+) Quad Small Form-factor Pluggable Plus (QSFP/QSFP+) Product Description Lightwave Link Inc. Quad Small Form-factor Pluggable (QSFP) product is a new high speed pluggable I/O interface products. This interconnecting

More information

Proposal for SAS 2.x Specification to Enable Support for Active Cables

Proposal for SAS 2.x Specification to Enable Support for Active Cables 08-052r5 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN June 5, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification

More information

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification 40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-XXAOC Product Specification Features 4 independent full-duplex channels Up to 11.2Gb/s data rate per channel QSFP+ MSA compliant Up to 100m transmission

More information

Nifty Type-C Features and Optimizations

Nifty Type-C Features and Optimizations Nifty Type-C Features and Optimizations Mark Hayter & David Schneider Hardware Engineering, Chrome OS, Google Inc Taipei, Taiwan October 24 25, 2017 1 Chromebook/USB-C: State of the union is good All new

More information

PCIe 2.0 Compliance Test

PCIe 2.0 Compliance Test M1 OSCILLOSCOPE TOOLS by ASA Corp. PCIe 2.0 Compliance Test Data Sheet 1 Description...1 2 General Comments...1 3 System Requirements...1 3.1 Hardware and OS...2 3.2 M1 Version...2 3.3 Oscilloscope Requirements...2

More information

Supplement to InfiniBand TM Architecture Specification Volume 2 Release Annex A5: Pluggable Interfaces: CATx, Copper and Optical.

Supplement to InfiniBand TM Architecture Specification Volume 2 Release Annex A5: Pluggable Interfaces: CATx, Copper and Optical. Supplement to InfiniBand TM Architecture Specification Volume Release.. Annex A: Pluggable Interfaces: CATx, Copper and Optical March, 0 Copyright 0, 0 by the InfiniBand SM Trade Association All rights

More information

PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair

PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair Copyright 2015, PCI-SIG, All Rights Reserved 1 Agenda PCIe Compliance Program Status PCIe Compliance Process Compliance Test

More information

250 Mbps Transceiver in LC FB2M5LVR

250 Mbps Transceiver in LC FB2M5LVR 250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible

More information

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any

More information

Description The Gigalight s100gb/s transceiver module for optical communication applications compliant to 100GBASE-SR4 of the IEEE P802.3bm standard.

Description The Gigalight s100gb/s transceiver module for optical communication applications compliant to 100GBASE-SR4 of the IEEE P802.3bm standard. 100GBASE-SR4 CFP4 Optical Transceiver GF4-M101-SR4C Features Hot pluggable CFP4 MSA form factor Supports 103.1Gb/s to 112.2Gb/s aggregate bit rates Compliant to IEEE 802.3bm 100GBASE-SR4 Power class 2

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

QSFP+ Passive Copper Cable QSFP-40G-0xC

QSFP+ Passive Copper Cable QSFP-40G-0xC QSFP+ Passive Copper Cable QSFP-40G-0xC Features QSFP+ conforms to the Small Form Factor SFF-8436 4-Channel Full-Duplex Passive Copper Cable Transceiver Support for multi-gigabit data rates :1.0 Gbps -

More information

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations

More information

Tektronix Innovation Forum

Tektronix Innovation Forum Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda

More information

Type-C Technologies and Solutions

Type-C Technologies and Solutions Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector

More information

RoHS compliant 40Gb/s QSFP+ SR4 Optical Transceiver 40GBASE-SR4, up to 100m MM Fiber Link. Features

RoHS compliant 40Gb/s QSFP+ SR4 Optical Transceiver 40GBASE-SR4, up to 100m MM Fiber Link. Features Applications Rack to rack Data centers Metro networks Switches and Routers Infiniband 4x SDR, DDR, QDR Features 4 independent full-duplex channels Up to 11.2Gbps per channel bandwidth Aggregate bandwidth

More information

SO-QSFP-LR4-20. QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW PRODUCT FEATURES APPLICATIONS ORDERING INFORMATION DATASHEET 4.

SO-QSFP-LR4-20. QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW PRODUCT FEATURES APPLICATIONS ORDERING INFORMATION DATASHEET 4. SO-QSFP-LR4-20 QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW The SO-QSFP-LR4-20 is a transceiver module designed for 20km optical communication applications. The design is compliant to 40GBASE-LR4

More information

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,

More information

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION 3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput

More information

SHFP-GE-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN

SHFP-GE-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN SHFP-GE-B80 1.25Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 80km, 0~70 C 1490/1550nm DFB/PIN SHFP-GE-B80 high performance, cost-effective 1.25G BiDi SFP transceiver complies

More information

Proposal for SAS 2.1 Specification to Enable Support for Active Cables

Proposal for SAS 2.1 Specification to Enable Support for Active Cables 08-358r3 Proposal for SAS 2.1 Specification to Enable Support for Active Cables Revision 13 Gourgen Oganessyan QUELLAN January 12, 2009 Introduction Inclusion of active cable interconnect option into the

More information

Proposal for SAS 2.x Specification to Enable Support for Active Cables

Proposal for SAS 2.x Specification to Enable Support for Active Cables 08-052r2 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN March 7, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification

More information

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different

More information

ADS USB 3.1 Compliance Test Bench

ADS USB 3.1 Compliance Test Bench ADS 2016.01 USB 3.1 Compliance Test Bench Notices Keysight Technologies, Inc. 1983-2016 1400 Fountaingrove Pkwy., Santa Rosa, CA 95403-1738, United States All rights reserved. No part of this documentation

More information

QTA1C04L2x000Exx 100G 10km QSFP28 LR4 Transceiver

QTA1C04L2x000Exx 100G 10km QSFP28 LR4 Transceiver Features Hot-pluggable QSFP+ form factor Power dissipation < 3.5W for up to 75 C Support 100GBASE-LR4 and OTU4 4I1-9D1F Four LAN-WDM Chanels Support data transmission of 103.1 or 111.8Gb/s 10km reach over

More information

PI5USB1468 PI5USB1468A

PI5USB1468 PI5USB1468A Features ÎÎManages communication to allow charging to occur ÎÎProvides multiple modes of charging to ensure all of the following specs can be met: DCP, CDP, and SDP per BC.0,.,. spec DCP per YD/T-59 spec

More information

APCO10-PPCXXX. 100Gb/s QSFP28 Active Optical Cable. Product Features. Applications. Gb/s QSFP28 Active Optical Cable

APCO10-PPCXXX. 100Gb/s QSFP28 Active Optical Cable. Product Features. Applications. Gb/s QSFP28 Active Optical Cable 100 APCO10-PPCXXX Product Features Available in lengths of 1 to 50m on OM3 multimode fiber(mmf) 4 independent full-duplex channels up To 25Gbps data rate per wavelength Hot-pluggable QSFP28 footprint RoHS

More information

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for

More information

Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief

Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT Application Brief Table of Contents Revision History 3 Disclaimer 3 1 Introduction 4 2 PCI Express Specifications 4 3 PCI Express

More information

2Mbps 850nm MMF SFP Transceiver 2km HOLS-P1850-LD-CV-B

2Mbps 850nm MMF SFP Transceiver 2km HOLS-P1850-LD-CV-B Features: Compliant with SFP MSA standard 3.3V DC power supply 850nm VCSEL, 2Mbps, 2km Built-in dtionsigital diagnostic function Difference LVPECL inputs and outputs Duplex LC connector Compliant with

More information

QSFP+ 40G MPO MMF 850nm 300m Transceiver AQOMSN85ADLN0669. Features. Applications. Ordering Information APPLIED OPTOELECTRONICS, INC.

QSFP+ 40G MPO MMF 850nm 300m Transceiver AQOMSN85ADLN0669. Features. Applications. Ordering Information APPLIED OPTOELECTRONICS, INC. Features Applications 40Gb/s Ethernet 40GBASE SR4 Compliant with QDR/DDR Infiniband data rates Proprietary multi channel links QSFP MPO Type Transceiver 850nm VCSEL Laser 40Gb/s aggregated bidirectional

More information

USB Type-C Design Implementations Overview & Test Solution. Seo Dong-Hyun

USB Type-C Design Implementations Overview & Test Solution. Seo Dong-Hyun USB Type-C Design Implementations Overview & Test Solution Seo Dong-Hyun USB Type-C Overview What is the USB Type-C Connector? One connector to rule them all Original USB Industry Drivers Single connector

More information

DisplayPort Compliance Test Update

DisplayPort Compliance Test Update DisplayPort Compliance Test Update Katsuhiro Watanabe Granite River Labs kwatanabe@graniteriverlabs.com Agenda DP/DPC 1.4 Compliance Test DP 1.4 up-to-date requirements DP/DPC 1.4 Electrical Test Method

More information

T Q S H 8 X 8 2 x x

T Q S H 8 X 8 2 x x Specification Optical Transceiver Module Ordering Information T Q S 2 1 4 H 8 X 8 2 x x Distance Model Name Voltage Category Device type Interface Temperature Distance Latch Color SFP28 Black TQS-214H8-X82xx

More information

PUSB3FA0. 1 Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

PUSB3FA0. 1 Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1. Rev. 1 1 February 2018 Product data sheet 1 Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB, High-Definition Multimedia Interface

More information

Cable Length Description

Cable Length Description EOLQ-40G-CLB-XX-XXP4I QSFP to SFP+ Direct Attach Cables, 0.5m/1m/2m/3m Reach RoHS6 Compliant Features Support 4 lanes of 10 Gb/s AC coupling of PECL signals 100 ohm differential impedance system Power

More information

SHFP-2G-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 20km, 0~70 C 1310/1550nm or 1310/1490nm DFB/PIN

SHFP-2G-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 20km, 0~70 C 1310/1550nm or 1310/1490nm DFB/PIN SHFP-2G-B20 2.5Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 20km, 0~70 C 1310/1550nm or 1310/1490nm DFB/PIN SHFP-2G-B20 high performance, cost-effective 2.5G BiDi SFP transceiver

More information

O B M D 3 Q H 2 B 01

O B M D 3 Q H 2 B 01 Specification Dual QSFP+40GBase-SR4 Optical Bypass Module O B M D 3 Q H 2 B 01 1 Product Overview FormericaOE dual QSFP+,40G Base-SR4 (2*40G) Optical Bypass Module (OBM) is a compact box that contains

More information

MEV Limited USB232/485 INSTRUCTION MANUAL

MEV Limited USB232/485 INSTRUCTION MANUAL MEV Limited USB232/485 INSTRUCTION MANUAL USB TO RS232 / RS485 SERIAL COMMUNICATIONS INTERFACE WITH ISOLATION OPTION Issue 5 LIST OF CONTENTS 1 INTRODUCTION 1 1.1 The Products Described in this Manual

More information

FB2M5LVR 250 Mbps Fiber Optic LC Transceiver Data Sheet

FB2M5LVR 250 Mbps Fiber Optic LC Transceiver Data Sheet PCN issued July 0 Please see new version available: FBMLVR Datasheet Rev. E FBMLVR 0 Mbps Fiber Optic LC Transceiver Data Sheet DESCRIPTION Firecomms industrial LC connector has a small form factor housing,

More information

SISU Operating Instructions and specifications. 4-Axis Stepper Interface Module C-01

SISU Operating Instructions and specifications. 4-Axis Stepper Interface Module C-01 SISU-1004 4-Axis Stepper Interface Module Operating Instructions and specifications Contents SISU-1004... 1 4-Axis Stepper Interface Module... 1 Operating Instructions and specifications... 1 Connecting

More information

FB2M5KVR. 250 Mbps Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS

FB2M5KVR. 250 Mbps Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS FB2M5KVR 250 Mbps Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION Firecomms Industrial OptoLock transceiver has a small form factor housing which combines a pair of Firecomms fiber optic components

More information

RT4F-120V/20A-WAC RECTIFIER

RT4F-120V/20A-WAC RECTIFIER The RT4F-120V/20A-WAC is a switched mode rectifier/charger module designed to provide up to 20A of output current into a 120V nominal system. This charger has been designed for use in conjunction with

More information

40G QSFP LR4 optical transceiver with DDM function

40G QSFP LR4 optical transceiver with DDM function This product is designed for fiber-communication based on optical-electrical technology. The product has 4 channels per transceiver with data rates maximum 10G per channel. The QSFP contains a duplex LC

More information

VRM 8.1 DC-DC Converter Design Guidelines

VRM 8.1 DC-DC Converter Design Guidelines VRM 8.1 DC-DC Converter Design Guidelines May 1997 Order Number: 243408-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise,

More information

Achieving PCI Express Compliance Faster

Achieving PCI Express Compliance Faster Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market

More information

Ethernet OptoLock EDL300T

Ethernet OptoLock EDL300T Ethernet OptoLock EDL300T DATA SHEET 650 nm 100 Mbps Ethernet Fiber Optic Transceiver with Termination for Bare POF Seamless Digital to Light/ Light to Digital Conversion FEATURES Simple low-cost termination

More information

Amphenol Amphenol Taiwan Corporation Sheet 1 of 9

Amphenol Amphenol Taiwan Corporation Sheet 1 of 9 Amphenol Amphenol Taiwan Corporation Sheet 1 of 9 Title: Part Number: Description: MINI SAS Connectors Product Specification G40 Series 0.80mm Pitch, Cable End and Board Mount Revisions Control Rev. ECN

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators

More information

TA0357. Overview of USB Type-C and Power Delivery technologies. Technical article. Introduction

TA0357. Overview of USB Type-C and Power Delivery technologies. Technical article. Introduction Technical article Overview of USB Type-C and Power Delivery technologies Introduction The USB Type-C and Power Delivery technologies have revolutionized cable connectivity with the ability to carry all

More information

USB2.0 Type-C & Regular USB Device Electrical Compliance test procedure

USB2.0 Type-C & Regular USB Device Electrical Compliance test procedure P a g e 1 USB2.0 Type-C & Regular USB Device Electrical Compliance test procedure Version 0.85-27 July 2017 P a g e 2 Contents 1. Reference... 3 2. Background... 3 3. Required equipment and software...

More information

TA0356. USB Type-C and Power Delivery DisplayPort Alternate Mode. Technical article. Introduction

TA0356. USB Type-C and Power Delivery DisplayPort Alternate Mode. Technical article. Introduction TA0356 Technical article USB Type-C and Power Delivery DisplayPort Alternate Mode Introduction The USB Type-C and Power Delivery specifications allow platforms equipped with USB Type-C ports to negotiate

More information

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement Keysight Technologies How to Correlate USB Type-C Simulation and Measurement Keysight and Type-C: Create a faster path to done Application Note 02 Keysight How to Correlate USB Type-C Simulation and Measurement

More information

Thunderbolt over Type-C Overcoming Test Challenges

Thunderbolt over Type-C Overcoming Test Challenges Thunderbolt over Type-C Challenges Juliana Fabricio Freire Keysight Technologies Engenheira de Aplicações juliana.freire@keysight.com June, 2016 Agenda Thunderbolt 3 Overview Measurement Challenges Tx

More information

SO-QSFP-SR-BD QSFP+, 40G, BIDI, duplex MM, LC

SO-QSFP-SR-BD QSFP+, 40G, BIDI, duplex MM, LC SO-QSFP-SR-BD QSFP+, 40G, BIDI, duplex MM, LC FEATURES: Compliant to the 40GbE XLPPI electrical specification per IEEE 802.3ba-2010 Compliant to QSFP+ SFF-8436 Specification Aggregate bandwidth of > 40Gbps

More information

Technical Data Sheet Photolink- Fiber Optic Receiver

Technical Data Sheet Photolink- Fiber Optic Receiver Technical Data Sheet Photolink- Fiber Optic Receiver Features 1. High PD sensitivity optimized for red light 2. Data : NRZ signal 3. Low power consumption for extended battery life 4. Built-in threshold

More information

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009 MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,

More information

PCIe 4.0 Physical Layer Transmitter and Receiver Testing

PCIe 4.0 Physical Layer Transmitter and Receiver Testing PCIe 4.0 Physical Layer Transmitter and Receiver Testing April 2017 Rick Eads PCI Express Solutions Planner Page Agenda PCIe 4.0 Ecosystem and Timeline PCIe 4.0 TX Testing and Tools PCIe U.2 Testing RX

More information

PCI Express 4.0 Test Solution

PCI Express 4.0 Test Solution PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully

More information

QPHY-PCIE3 Operator s Manual

QPHY-PCIE3 Operator s Manual QPHY-PCIE3 Operator s Manual Revision B November, 2017 Relating to: XStreamDSO Version 8.5.x.x QualiPHY Version 8.5.x.x 700 Chestnut Ridge Road Chestnut Ridge, NY, 10977-6499 Tel: (845) 425-2000, Fax:

More information

PCI Express Electrical Basics

PCI Express Electrical Basics PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification

More information

FB1M2KPR. Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS

FB1M2KPR. Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS FB1M2KPR Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION Firecomms Industrial OptoLock transceiver has a small form factor housing which combines a pair of Firecomms fiber optic

More information

Agilent N5393C PCI Express Automated Test Application

Agilent N5393C PCI Express Automated Test Application Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2010 No part of this manual may be reproduced

More information

RT4B-110V/12A RECTIFIER

RT4B-110V/12A RECTIFIER The RT4B-110V/12A is a switched mode rectifier (SMR) module designed to provide up to 12A of output current into a 110V nominal system. It can be used with or without a cooling fan. With a fan it runs

More information

ALLNET ALL4753 Switch Modul ALL4753 SFP (mini Gbic), 1000Mbit, LHX/LC, 40KM

ALLNET ALL4753 Switch Modul ALL4753 SFP (mini Gbic), 1000Mbit, LHX/LC, 40KM Product Specification 1.25Gbps SFP Optical Transceiver, 40K m 1. Feature: SFP package with LC connector 1310nm FP laser and PIN photo detector Up to 40Km transmission on SMF +3.3V single power supply LVPECL

More information

Agilent N5393B PCI Express Automated Test Application

Agilent N5393B PCI Express Automated Test Application Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced

More information

XYT-DAC_QSFP+ to QSFP+

XYT-DAC_QSFP+ to QSFP+ XYT-DAC_QSFP+ to QSFP+ RoHS Compliant 40Gb/s QSFP+ TO QSFP+ Copper Cable Assembly 26 AWG PASSIVE Product Features Support for multi-gigabit data rates up to 40Gbps Hot-pluggable QSFP+ footprint Available

More information