ICS9FG104D. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET

Size: px
Start display at page:

Download "ICS9FG104D. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET"

Transcription

1 DATASHEET ICS9FG14D Description The ICS9FG14D is a Frequency Timing Generator that provides 4 differential output pairs that are compliant to the Intel CK41 specification. It also provides support for PCI-Express and SATA. The part synthesizes several output frequencies from either a Mhz crystal or a 25 MHz crystal. The device can also be driven by a reference input clock instead of a crystal. It provides outputs with cycle-to-cycle jitter of less than 5 ps and output-tooutput skew of less than 35 ps. The ICS9FG14D also provides a copy of the reference clock. Frequency selection can be accomplished via strap pins or SMBus control. Key Specifications Output cycle-to-cycle jitter < 5 ps Output to output skew < 35 ps +/-3 ppm frequency accuracy on output clocks +/-5 ppm at any frequency w/spread off Features/Benefits Generates common frequencies from MHz or 25 MHz Crystal or reference input 4 -.7V current-mode differential output pairs Supports Serial-ATA at 1 MHz Two spread spectrum modes: to -.5 downspread and +/-.25% centerspread Unused inputs may be disabled in either driven or Hi-Z state for power management. Functional Block Diagram XIN/CLKIN X2 2 OSC REFOUT PROGRAMMABLE SPREAD PLL STOP LOGIC 4 DIF(3:) SPREAD SEL14M_25M# DIF_STOP# FS(2:) SDATA SCLK CONTROL LOGIC IREF IDT 1541C 12/16/1 1

2 ICS9FG14D Pin Configuration XIN/CLKIN 1 28 VDDA X GNDA VDD 3 26 IREF GND 4 25 vfs REFOUT 5 24 vfs1 vfs DIF_ DIF_ DIF_# DIF_3# 8 21 VDD VDD 9 2 GND GND 1 19 DIF_1 DIF_ DIF_1# DIF_2# ^SEL14M_25M# SDATA vspread SCLK DIF_STOP# ICS9FG14D ^ Pin has internal 12K pull up v Pin has internal 12K pull down Functionality Table SEL14M_25M# (FS3) FS2 FS1 FS OUTPUT(MHz) pin SSOP/TSSOP Power Groups Pin Number VDD GND Description 3 4 REFOUT, Digital Inputs 9,21 1,2 DIF Outputs IREF, Analog VDD, GND for PLL Core IDT 1541C 12/16/1 2

3 ICS9FG14D Pin Description PIN # PIN NAME PIN TYPE DESCRIPTION 1 XIN/CLKIN IN Crystal input or Reference Clock input 2 X2 OUT Crystal output, Nominally MHz 3 VDD PWR Power supply, nominal 3.3V 4 GND PWR Ground pin. 5 REFOUT OUT Reference Clock output 6 vfs2 IN 3.3V Frequency select latched input pin with internal 12kohm pull down resistor. 7 DIF_3 OUT.7V differential true clock output 8 DIF_3# OUT.7V differential Complementary clock output 9 VDD PWR Power supply, nominal 3.3V 1 GND PWR Ground pin. 11 DIF_2 OUT.7V differential true clock output 12 DIF_2# OUT.7V differential Complementary clock output 13 SDATA I/O Data pin for SMBus circuitry, 5V tolerant. 14 SCLK IN Clock pin of SMBus circuitry, 5V tolerant. 15 DIF_STOP# IN Active low input to stop differential output clocks. 16 vspread IN Asynchronous, active high input to enable spread spectrum functionality. This pin has a 12Kohm pull down resistor. 17 ^SEL14M_25M# IN Select MHz or 25 Mhz input frequency. This pin has an internal 12kohm pull up resistor. 1 = MHz, = 25 MHz 18 DIF_1# OUT.7V differential Complementary clock output 19 DIF_1 OUT.7V differential true clock output 2 GND PWR Ground pin. 21 VDD PWR Power supply, nominal 3.3V 22 DIF_# OUT.7V differential Complementary clock output 23 DIF_ OUT.7V differential true clock output 24 vfs1 IN 3.3V Frequency select latched input pin with internal 12kohm pull down resistor. 25 vfs IN 3.3V Frequency select latched input pin with internal 12kohm pull down resistor. 26 IREF OUT This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. 475ohm is the standard value for 1ohm differential impedance. Other impedances require different values. See data sheet. 27 GNDA PWR Ground pin for the PLL core. 28 VDDA PWR 3.3V power for the PLL core. IDT 1541C 12/16/1 3

4 ICS9FG14D Absolute Max Symbol Parameter Min Max Units VDDxx 3.3V Supply Voltage 4.6 V Ts Storage Temperature C Tambient Ambient Operating Temp (Commerical Grade) +7 C Tambient Ambient Operating Temp (Industrial Grade) C Tcase Case Temperature 115 C ESD prot Input ESD protection human body model 2 V Electrical Characteristics - Input/Supply/Common Output Parameters T A = TAMBIENT; Supply Voltage V DD = 3.3 V +/-5% PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES Input High Voltage V IH 3.3 V +/-5% 2 V DD +.3 V 1 Input Low Voltage V IL 3.3 V +/-5% V SS V 1 Input High Current I IH V IN = V DD -5 5 ua 1 Input Low Current I IL1 V IN = V; Inputs with no pullup resistors -5 ua 1 I IL2 V IN = V; Inputs with pull-up resistors -2 ua 1 Full Active, C L = Full load; ma 1 f = 4 MHz I DD3.3OP Full Active, C L = Full load; Operating Supply Current ma 1 f = 1 MHz Input Frequency 3 I DD3.3STOP F i SEL14M_25M# = MHz 3 SEL14M_25M# = MHz 3 All outputs stopped driven ma 1 All outputs stopped Hi-Z 48 6 ma 1 Pin Inductance 1 L pin 7 nh 1 Input/Output C IN Logic Inputs pf 1 Capacitance 1 C OUT Output pin capacitance 6 pf 1 Clk Stabilization 1,2 T STABcom From V DD Power-Up to 1st clock (Commercial) 1.8 ms 1,2 T STABind From V DD Power-Up to 1st clock (Industrial) 1.8 ms 1,2 Modulation Frequency f MOD SEL14M_25M# = khz 1,3,4 Modulation Frequency f MOD SEL14M_25M# = khz 1,3,4 DIF output enable after DIF output enable t DIFOE DIF_Stop# de-assertion 15 ns 1 Input Rise and Fall times t R /t F 2% to 8% of VDD 5 ns 1 1 Guaranteed by design, not 1% tested in production. 2 See timing diagrams for timing requirements. 3 Input frequency should be measured at the REF pin and tuned to PPM to meet ppm frequency accuracy on PLL outputs. 4 These values assume 25MHz or MHz inputs respectively. Using a higher or lower frequency will scale these frequencies accordingly. The output frequecy selected by the FS inputs will also scale. For example, 27MHz input with an FS selection of 1MHz will yield an output frequency of 27/25 x 1 = 18MHz. IDT 1541C 12/16/1 4

5 ICS9FG14D Electrical Characteristics - DIF.7V Current Mode Differential Pair T A = TAMBIENT; V DD = 3.3 V +/-5%; C L =2pF, R S =33.2Ω, R P =49.9Ω, I REF = 475Ω PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES Output Impedance Zo 1 V O = V x 3 Ω 1 Voltage High VHigh Statistical measurement on single ended signal using mv Voltage Low VLow oscilloscope math function Max Voltage Vovs Measurement on single ended mv Min Voltage Vuds signal using absolute value Crossing Voltage (abs) Vcross(abs) mv 1 Crossing Voltage (var) d-vcross Crossing variation over all edges 14 mv 1 Long Accuracy ppm see Tperiod min-max values -3 3 ppm 1,2,5 4MHz nominal ns 2 4MHz spread ns 2, MHz nominal ns MHz spread ns 2, MHz nominal ns MHz spread ns 2,3 Average period Tperiod 2MHz nominal ns 2 2MHz spread ns 2, MHz nominal ns MHz spread ns 2, MHz nominal ns MHz spread ns 2,3 1.MHz nominal ns 2 1.MHz spread ns 2,3 4MHz nominal/spread ns 1, MHz nominal/spread ns 1, MHz nominal/spread ns 1,2 Absolute min period T absmin 2MHz nominal/spread ns 1, MHz nominal/spread ns 1, MHz nominal/spread ns 1,2 1.MHz nominal/spread ns 1,2 Rise Time t r V OL =.175V, V OH =.525V ps 1 Fall Time t f V OH =.525V V OL =.175V ps 1 Rise Time Variation d-t r 125 ps 1 Fall Time Variation d-t f 125 ps 1 Duty Cycle d t3 Measured Differentially % 1 Skew, output to output t sk3 V T = 5% 35 ps 1 Jitter, Cycle to cycle t jcyc-cyc Measured Differentially 5 ps 1 1 Guaranteed by design and characterization, not 1% tested in production. 2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is tuned to 3 Figures are for down spread. 4 This figure is the peak-to-peak phase jitter as defined by PCI-SIG for a PCI Express reference clock. Please visit for additional details 5 +/- 5 ppm at any frequency with spread off IDT 1541C 12/16/1 5

6 ICS9FG14D Electrical Characteristics - REF /25 MHz T A = TAMBIENT; V DD = 3.3 V +/-5%;R S =33Ω C L = 5 pf (unless otherwise specified) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Notes Long Accuracy ppm see Tperiod min-max values ppm 1,2 Clock period T period MHz output nominal ns 1,2 25.MHz output nominal 4. ns 1,2 Output High Voltage V OH I OH = -1 ma 2.4 V 1 Output Low Voltage V OL I OL = 1 ma.4 V 1 V = 1. V, Output High Current I OH V = V ma 1 V = 1.95 V, Output Low Current I OL V =.4 V ma 1 Rise Time t r1 V OL =.4 V, V OH = 2.4 V ns 1 Fall Time t f1 V OH = 2.4 V, V OL =.4 V ns 1,2 Duty Cycle d t1 V T = 1.5 V % 1,2 Jitter t jcyc-cyccom V T = 1.5 V (commerical) 15 2 ps 1 Jitter t jcyc-cycind VT = 1.5 V (commerical) 4 6 ps 1 1 Guaranteed by design and characterization, not 1% tested in production. 2 Trim capacitors must be used to tune the REF to the exact Crystal Frequency. Electrical Characteristics - Differential Phase Jitter Parameters PARAMETER Symbol Conditions Min Typ Max Units Notes t jphasepll PCIe Gen ps (p-p) 1,2 PCIe Gen 2 ps t jphaselo kHz < f < 1.5MHz (RMS) 1,2 PCIe Gen 2 t jphasehigh ps 1.5MHz < f < Nyquist (5MHz) (RMS) 1,2 Jitter, Phase ps t jphqpi QPI 133MHz 4.8G/6.4Gb,12UI.25/.2.5 (RMS) 1,3 t jphfbd3.2g FBD specs ps (11 to 33MHz) (RMS) 1 t jphfbd4.8g FBD specs ps (11 to 33MHz) (RMS) 1 1 Guaranteed by design and characterization, not 1% tested in production. 2 See for compelte specs 3 First number is 4.8G link speed, second number is 6.4G link speed. From Intel Clock Jit tool IDT 1541C 12/16/1 6

7 ICS9FG14D General SMBus serial interface information for the ICS9FG14D How to Write: Controller (host) sends a start bit. Controller (host) sends the write address DC (H) ICS clock will acknowledge Controller (host) sends the begining byte location = N ICS clock will acknowledge Controller (host) sends the data byte count = X ICS clock will acknowledge Controller (host) starts sending Byte N through Byte N + X -1 ICS clock will acknowledge each byte one at a time Controller (host) sends a Stop bit How to Read: Controller (host) will send start bit. Controller (host) sends the write address DC (h) ICS clock will acknowledge Controller (host) sends the begining byte location = N ICS clock will acknowledge Controller (host) will send a separate start bit. Controller (host) sends the read address DD (h) ICS clock will acknowledge ICS clock will send the data byte count = X ICS clock sends Byte N + X -1 ICS clock sends Byte through byte X (if X (h) was written to byte 8). Controller (host) will need to acknowledge each byte Controllor (host) will send a not acknowledge bit Controller (host) will send a stop bit Index Block Write Operation Controller (Host) T start bit ICS (Slave/Receiver) Index Block Read Operation Controller (Host) ICS (Slave/Receiver) T start bit Slave Address DC (h) WR WRite Beginning Byte = N Data Byte Count = X Beginning Byte N Slave Address DC (h) WR WRite Beginning Byte = N RT Repeat start Slave Address DD (h) RD ReaD Byte N + X - 1 P stop bit X Byte X Byte Data Byte Count = X Beginning Byte N N P Not acknowledge stop bit Byte N + X - 1 IDT 1541C 12/16/1 7

8 ICS9FG14D SMBus Table: Device Control Register, READ/WRITE ADDRESS (DC/DD) Byte Pin # Name Control Function Type 1 Default Bit 7 17 FS3 1 RW Pin 17 Bit 6 6 FS2 1 RW See Frequency Selection Table, Pin 6 Bit 5 24 FS1 1 RW Page 1 Pin 24 Bit 4 25 FS 1 RW Pin 25 Bit 3 16 Spread Enable 1 RW Off On Pin 16 Enable Software Control of Frequency, Spread Enable RW Hardware Select Software Select (Spread Type always Software Control) Bit 1 DIF_STOP# drive mode RW Driven Hi-Z Bit SPREAD TYPE RW Down Center Notes: 1. These bits reflect the state of the corresponding pins at power up, but may be written to if Byte, bit 2 is set to '1'. FS3 is the SEL14M_25M# pin. SMBus Table: Output Enable Register Byte 1 Pin # Name Control Function Type 1 Default 1 DIF_3 EN Output Enable RW Disable Enable 1 DIF_2 EN Output Enable RW Disable Enable DIF_1 EN Output Enable RW Disable Enable 1 DIF_ EN Output Enable RW Disable Enable 1 Bit - 1 SMBus Table: Output Stop Control Register Byte 2 Pin # Name Control Function Type 1 Default DIF_3 STOP EN Free Run/ Stop Enable RW Free-run Stop-able DIF_2 STOP EN Free Run/ Stop Enable RW Free-run Stop-able DIF_1 STOP EN Free Run/ Stop Enable RW Free-run Stop-able DIF_ STOP EN Free Run/ Stop Enable RW Free-run Stop-able Bit - IDT 1541C 12/16/1 8

9 ICS9FG14D SMBus Table: Frequency Select Readback Register Byte 3 Pin # Name Control Function Type 1 Default Bit 7 27 SEL14M_25M# 1 (FS3) State of pin 17 R Pin 17 Bit 6 6 FS2 1 State of pin 6 R See Frequency Selection Table, Page 1 Pin 6 Bit 5 44 FS1 1 State of pin 24 R Pin 24 Bit 4 45 FS 1 State of pin 25 R Pin 25 Bit 3 16 SPREAD 1 State of pin 26 R Off On Pin 16 Bit 2 Bit 1 Bit Notes: 1. These bits reflect the state of the corresponding pins, regardless of whether software programming is enabled or not. SMBus Table: Vendor & Revision ID Register Byte 4 Pin # Name Control Function Type 1 Default RID3 R - - X RID2 R - - X REVISION ID RID1 R - - X RID R - - X VID3 R - - VID2 R - - VENDOR ID VID1 R - - Bit - VID R SMBus Table: DEVICE ID Byte 5 Pin # Name Control Function Type 1 Default DID7 R - - DID6 R - - DID5 R - - DID4 R - - Device ID = 8 hex DID3 R DID2 R - - DID1 R - - Bit - DID R - - SMBus Table: Byte Count Register Byte 6 Pin # Name Control Function Type 1 Default BC7 RW - - BC6 RW - - BC5 Writing to this register will RW - - BC4 configure how many bytes will RW - - BC3 be read back, default is 7 = 7 RW - - BC2 bytes. RW BC1 RW Bit - BC RW IDT 1541C 12/16/1 9

10 ICS9FG14D SMBus Table: Register Byte 7 Pin # Name Control Function Type 1 Default Bit - SMBus Table: Register Byte 8 Pin # Name Control Function Type 1 Default Bit - SMBus Table: M/N Programming Enable Byte 9 Pin # Name Control Function Type 1 Default M/N_Enable M/N Prog. Enable RW Disable Enable 1 Bit 5 5 REFOUT_En REFOUT Enable RW Disable Enable 1 Bit - SMBus Table: PLL Frequency Control Register Byte 1 Pin # Name Control Function Type 1 Default PLL N Div8 N Divider Prog bit 8 RW X PLL N Div9 N Divider Prog bit 9 RW The decimal representation of M X PLL M Div5 RW and N Divider in Byte 11 and 12 will X configure the PLL VCO frequency. PLL M Div4 RW X Default at power up = latch-in or PLL M Div3 M Divider Programming RW Byte Rom table. VCO Frequency X PLL M Div2 bit (5:) RW = fxtal x [NDiv(9:)+8] / X PLL M Div1 RW [MDiv(5:)+2] X Bit - PLL M Div RW X IDT 1541C 12/16/1 1

11 ICS9FG14D SMBus Table: PLL Frequency Control Register Byte 11 Pin # Name Control Function Type 1 Default PLL N Div7 RW X PLL N Div6 RW The decimal representation of M X PLL N Div5 RW and N Divider in Byte 11 and 12 will X N Divider Programming configure the PLL VCO frequency. PLL N Div4 RW X Byte11 bit(7:) and Byte1 Default at power up = latch-in or PLL N Div3 bit(7:6) RW Byte Rom table. VCO Frequency X PLL N Div2 RW = fxtal x [NDiv(9:)+8] / X PLL N Div1 RW [MDiv(5:)+2] X Bit - PLL N Div RW X SMBus Table: PLL Spread Spectrum Control Register Byte 12 Pin # Name Control Function Type 1 Default PLL SSP7 RW X PLL SSP6 RW X PLL SSP5 RW X These Spread Spectrum bits in PLL SSP4 Spread Spectrum RW X Byte 13 and 14 will program the PLL SSP3 Programming bit(7:) RW spread pecentage of PLL X PLL SSP2 RW X PLL SSP1 RW X Bit - PLL SSP RW X SMBus Table: PLL Spread Spectrum Control Register Byte 13 Pin # Name Control Function Type 1 Default PLL SSP14 RW X PLL SSP13 RW X PLL SSP12 RW These Spread Spectrum bits in X Spread Spectrum PLL SSP11 RW Byte 13 and 14 will program the X Programming bit(14:8) PLL SSP1 RW spread pecentage of PLL X PLL SSP9 RW X Bit - PLL SSP8 RW X IDT 1541C 12/16/1 11

12 ICS9FG14D DIF_STOP# - Assertion (transition from '1' to '') Asserting DIF_STOP# pin stops all DIF outputs that are set to be stoppable after their next transition. When the SMBus DIF_STOP tri-state bit corresponding to the DIF output of interest is programmed to a '', DIF output will stop DIF_True = HIGH and DIF_Complement = LOW. When the SMBus DIF_STOP tri-state bit corresponding to the DIF output of interest is programmed to a '1', DIFoutputs will be tri-stated. DIF_STOP# DIF DIF# DIF_STOP# - De-assertion (transition from '' to '1') With the de-assertion of DIF_STOP# all stopped DIF outputs will resume without a glitch. The maximum latency from the de-assertion to active outputs is 2-6 DIF clock periods. If the control register tristate bit corresponding to the output of interest is programmed to '1', then the stopped DIF outputs will be driven High within 15nS of DIF_Stop# de-assertion to a voltage greater than 2mV. DIF_Stop# DIF DIF# DIF Internal Tdrive_DIF_Stop, 15nS >2mV IDT 1541C 12/16/1 12

13 ICS9FG14D DIF Reference Clock Common Recommendations for Differential Routing Dimension or Value Unit Figure L1 length, route as non-coupled 5ohm trace.5 max inch 1 L2 length, route as non-coupled 5ohm trace.2 max inch 1 L3 length, route as non-coupled 5ohm trace.2 max inch 1 Rs 33 ohm 1 Rt 49.9 ohm 1 Down Device Differential Routing L4 length, route as coupled microstrip 1ohm differential trace 2 min to 16 max inch 1 L4 length, route as coupled stripline 1ohm differential trace 1.8 min to 14.4 max inch 1 Differential Routing to PCI Express Connector L4 length, route as coupled microstrip 1ohm differential trace.25 to 14 max inch 2 L4 length, route as coupled stripline 1ohm differential trace.225 min to 12.6 max inch 2 Figure 1: Down Device Routing L1 L2 Rs L4 L4' L1' L2' HCSL Output Buffer Rs Rt Rt PCI Express Down Device REF_CLK Input L3' L3 Figure 2: PCI Express Connector Routing L1 L2 Rs L4 L4' L1' L2' HCSL Output Buffer Rs Rt Rt PCI Express Add-in Board REF_CLK Input L3' L3 IDT 1541C 12/16/1 13

14 ICS9FG14D Alternative Termination for LVDS and other Common Differential Signals (figure 3) Vdiff Vp-p Vcm R1 R2 R3 R4 Note.45v.22v none 1 ICS8743i-2 input compatible Standard LVDS R1a = R1b = R1 R2a = R2b = R2 Figure 3 L1 R1a L2 R3 L4 R4 L4' L1' L2' HCSL Output Buffer R1b R2a R2b Down Device REF_CLK Input L3' L3 Cable Connected AC Coupled Application (figure 4) Component Value Note R5a, R5b 8.2K 5% R6a, R6b 1K 5% Cc.1 µf Vcm.35 volts Figure Volts Cc L4 R5a R5b Cc L4' R6a R6b PCIe Device REF_CLK Input IDT 1541C 12/16/1 14

15 ICS9FG14D 28-Pin SSOP Package Drawing and Dimensions INDEX AREA N 1 2 D E1 E h x 45 c α L 29 mil SSOP In Millimeters In Inches SYMBOL COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX A A A b c D SEE VARIATIONS SEE VARIATIONS E E e.65 BASIC.256 BASIC L N SEE VARIATIONS SEE VARIATIONS α 8 8 A VARIATIONS D mm. D (inch) N MIN MAX MIN MAX A1 Reference Doc.: JEDEC Publication 95, MO-15 - C e b SEATING PLANE.1 (.4) C IDT 1541C 12/16/1 15

16 ICS9FG14D 28-Pin TSSOP Package Drawing and Dimensions 4.4 mm. Body,.65 mm. Pitch TSSOP INDEX AREA N 1 2 D E1 E c α L (173 mil) (25.6 mil) In Millimeters In Inches SYMBOL COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX A A A b c D E SEE VARIATIONS 6.4 BASIC SEE VARIATIONS.252 BASIC E e.65 BASIC.256 BASIC L N SEE VARIATIONS SEE VARIATIONS α 8 8 aaa A2 A1 A - C - VARIATIONS D mm. D (inch) N MIN MAX MIN MAX Reference Doc.: JEDEC Publication 95, MO-153 e b SEATING PLANE 1-35 aaa C Ordering Information Part/Order Number Shipping Packaging Package Temperature 9FG14DFLF Tubes 28-pin SSOP to +7 C 9FG14DFLFT Tape and Reel 28-pin SSOP to +7 C 9FG14DFILF Tubes 28-pin SSOP -4 to +85 C 9FG14DFILFT Tape and Reel 28-pin SSOP -4 to +85 C 9FG14DGLF Tubes 28-pin TSSOP to +7 C 9FG14DGLFT Tape and Reel 28-pin TSSOP to +7 C 9FG14DGILF Tubes 28-pin TSSOP -4 to +85 C 9FG14DGILFT Tape and Reel 28-pin TSSOP -4 to +85 C Parts that are ordered with a LF suffix to the part number are the Pb-Free configuration and are RoHS compliant. IDT 1541C 12/16/1 16

17 ICS9FG14D Revision History Rev. Issue Date Description Page #.1 12/18/28 1. Created Rev D data sheet from original non revision specific version. 2. Updated phase noise characterisitcs for Rev D. 3. Corrected footnote reference to ppm on CPU Electrical Characteristics.2 4/1/29 1. Updated PPM footnotes 2. Modified input frequency ranges for each setting of the SEL14M_25M# Various input. A 5/14/29 1. Corrected/Added Tstab for Industrial Temperature Range 2. Corrected/Added REF cyc-cyc jitter for Industrial Temperature Range 3. Move to final 4, 6 B 11/8/21 1. Corrected PIN TYPE on pin 24. Changed pull up pull down designators to ^ and v respectively 2, 3 C 12/16/21 Updated VDD Supply Voltage specs 4 Innovate with IDT and accelerate your future networks. Contact: For Sales Fax: For Tech Support pcclockhelp@idt.com Corporate Headquarters Integrated Device Technology, Inc. 624 Silver Creek Valley Road San Jose, CA United States (outside U.S.) Asia Pacific and Japan Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No G 435 Orchard Road #2-3 Wisma Atria Singapore Europe IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE TM 21 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA 17

ICS9FG104. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET

ICS9FG104. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET DATASHEET ICS9FG14 Description The ICS9FG14 is a Frequency Timing Generator that provides 4 differential output pairs that are compliant to the Intel CK41 specification. It also provides support for PCI-Express

More information

Not recommended for new designs

Not recommended for new designs Eight Output Differential Buffer for PCI-Express Recommended Application: DB800 Intel Yellow Cover part with PCI-Express support. Output Features: 8-0.7V current-mode differential output pairs Supports

More information

ICS9DB Output PCI Express* Buffer with CLKREQ# Function DATASHEET. Description. Features/Benefits

ICS9DB Output PCI Express* Buffer with CLKREQ# Function DATASHEET. Description. Features/Benefits DATASHEET ICS9DB106 Description The ICS9DB106 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB106 is driven by a differential SRC output pair from an ICS CK409/CK410-compliant main

More information

ICS9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description

ICS9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description DATASHEET ICS9DB401C Description The 9DB401C is a DB400 Version 2.0 Yellow Cover part with PCI Express support. It can be used in PC or embedded systems to provide outputs that have low cycle-to-cycle

More information

9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description

9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description DATASHEET 9DB401C Description The 9DB401C is a DB400 Version 2.0 Yellow Cover part with PCI Express support. It can be used in PC or embedded systems to provide outputs that have low cycle-to-cycle jitter

More information

ICS9DB102. Two Output Differential Buffer for PCIe Gen1 & Gen2 DATASHEET. Description. Features/Benefits

ICS9DB102. Two Output Differential Buffer for PCIe Gen1 & Gen2 DATASHEET. Description. Features/Benefits DATASHEET ICS9DB102 Description The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC output pair from an ICS CK410/CK505-compliant main

More information

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.

More information

9DB106. Six Output Differential Buffer for PCIe Gen 2 DATASHEET. Description. Features/Benefits

9DB106. Six Output Differential Buffer for PCIe Gen 2 DATASHEET. Description. Features/Benefits DATASHEET 9DB106 Description The 9DB106 zero-delay buffer supports PCIe Gen1 and Gen2 clocking requirements. The 9DB106 is driven by a differential SRC output pair from an IDT CK410/CK505-compliant main

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and

More information

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential

More information

Mobile Pentium II TM System Clock Chip ICS DATASHEET

Mobile Pentium II TM System Clock Chip ICS DATASHEET DATASHEET ICS9248-92 Recommended Application: The ICS9248-92 is a fully compliant timing solution for the Intel mobile 440BX/MX chipset requirements. General Description: Features include two strong CPU,

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

Clock Generator for PowerQUICC and PowerPC Microprocessors and

Clock Generator for PowerQUICC and PowerPC Microprocessors and Freescale Semiconductor Technical Data Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers Clock Generator for PowerQUICC and PowerPC Microprocessors and DATA SHEET Rev 1, 11/2004

More information

Nineteen Output Differential Buffer for PCIe Gen3 9DB1933 DATASHEET

Nineteen Output Differential Buffer for PCIe Gen3 9DB1933 DATASHEET DATASHEET 9DB933 Recommended Application 9 output PCIe Gen3 zero-delay/fanout buffer General Description The 9DB933 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to

More information

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram Features Phase jitter filter for PCIe 2.0 application Four Pairs of Differential Clocks Low skew < 50ps Low jitter < 50ps cycle-to-cycle < 1 ps additive RMS phase jitter Output Enable for all outputs Outputs

More information

IDT Fifteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3 9EX21531 DATASHEET. Recommended Application: Features/Benefits:

IDT Fifteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3 9EX21531 DATASHEET. Recommended Application: Features/Benefits: DATASHEET Fifteen Output Differential Buffer w/2 input mux for PCIe Gen/2/3 Recommended Application: 5 Output PCIe G3 Differential Buffer with 2: input mux General Description The ICS9EX253 provides 5

More information

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP) PCI Express 3.0 1:8 HCSL Clock Buffer Features Î ÎPhase jitter filter for PCIe 3.0 application Î ÎEight Pairs of Differential Clocks Î ÎLow skew < 50ps (PI6C20800B),

More information

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram Features Phase jitter filter for PCIe application Eight Pairs of Differential Clocks Low skew < 50ps (PI6C20800S),

More information

T1/E1 CLOCK MULTIPLIER. Features

T1/E1 CLOCK MULTIPLIER. Features DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital

More information

9P960. Pin Configuration. Recommended Application. Features/Benefits. Block Diagram ICS9P SSOP DATASHEET

9P960. Pin Configuration. Recommended Application. Features/Benefits. Block Diagram ICS9P SSOP DATASHEET DATASHEET DUAL CHANNEL DDRII/III ZER DELAY BUFFER 9P96 Recommended Application Dual DDR zero delay buffer Features/Benefits High performance, low jitter zero delay buffer I 2 C for functional and output

More information

9DB833. Eight Output Differential Buffer for PCIe Gen 3 DATASHEET. Features/Benefits. Recommended Application:

9DB833. Eight Output Differential Buffer for PCIe Gen 3 DATASHEET. Features/Benefits. Recommended Application: DATASHEET 9DB833 Recommended Application: 8 output PCIe Gen3 zero-delay/fanout buffer General Description: The 9DB833 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible

More information

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP) PCIe Gen2 / Gen3 Buffer Features ÎÎPCIe Gen2/ Gen3* compliant clock buffer/zdb * Gen3 performance only available in Commercial temp ÎÎInternal equalization for better signal integrity ÎÎ2 HCSL outputs

More information

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current

More information

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration Features Four Pairs of Differential Clocks Low skew < 50ps Low jitter < 50ps Output Enable for all outputs Outputs tristate control via SMBus Power Management Control Programmable PLL Bandwidth PLL or

More information

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3 PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input

More information

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3# 1:4 Clock Driver for Intel PCIe 3.0 Chipsets Features ÎÎPhase jitter filter for PCIe 3.0 application ÎÎFour Pairs of Differential Clocks ÎÎLow skew < 50ps ÎÎLow jitter < 50ps cycle-to-cycle Î Î< 1 ps additive

More information

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family 5PB11xx DATASHEET Description The 5PB11xx is a high-performance LVCMOS Clock Buffer Family. It has best-in-class Additive Phase Jitter of 50fsec

More information

9DB833. Features/Benefits. General Description. Recommended Application. Output Features. Key Specifications. Block Diagram DATASHEET

9DB833. Features/Benefits. General Description. Recommended Application. Output Features. Key Specifications. Block Diagram DATASHEET General Description The 9DB833 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB833 is driven by a differential SRC output pair from an

More information

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2 Features ÎÎ25 MHz crystal or clock input ÎÎThree differential 100 MHz PCI-Express clock outputs push-pull termination ÎÎSpread spectrum capability on all 100 MHz PCI-e clock outputs with -0.5% down spread

More information

9DB433. General Description. Features/Benefits. Recommended Application. Key Specifications. Output Features. Functional Block Diagram DATASHEET

9DB433. General Description. Features/Benefits. Recommended Application. Key Specifications. Output Features. Functional Block Diagram DATASHEET DATASHEET General Description The zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The is driven by a differential SRC output pair from an IDT

More information

9ZX21901C. 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI DATASHEET

9ZX21901C. 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI DATASHEET DATASHEET 9ZX2191C Description The 9ZX2191 is Intel DB19Z Differential Buffer suitable for PCI- Express Gen3 or QPI applications. The part is backwards compatible to PCIe Gen1 and Gen2. A fixed external

More information

Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View

Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View Description The is a high performance 2:1 ICS Differential-to-LVDS Multiplexer and a member of HiPerClockS the HiPerClockS family of High Performance Clock Solutions from ICS. The can also perform differential

More information

Frequency Generator for Pentium Based Systems

Frequency Generator for Pentium Based Systems Integrated Circuit Systems, Inc. ICS969C-23 Frequency Generator for Pentium Based Systems General Description The ICS969C-23 is a low-cost frequency generator designed specifically for Pentium-based chip

More information

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram Features ÎÎ3.3V supply voltage ÎÎ25MHz XTAL or reference clock input ÎÎOutput 4x100MHz HCSL PCIe clock outputs with integrated series termination resistors, spread spectrum capability on all 100MHz PCIe

More information

Features. Applications

Features. Applications HCSL-Compatible Clock Generator for PCI Express General Description The is the smallest, high performance, lowest power, 2 differential output clock IC available for HCSL timing applications. offers -130dBc

More information

DIFT_0 DIFC_0 DIFT_1 DIFC_1 DIFT_2 DIFC_2 DIFT_3 DIFC_3 DIFT_4 DIFC_4 DIFT_5 DIFC_5 DIFT_6 DIFC_6 DIFT_7 DIFC_7

DIFT_0 DIFC_0 DIFT_1 DIFC_1 DIFT_2 DIFC_2 DIFT_3 DIFC_3 DIFT_4 DIFC_4 DIFT_5 DIFC_5 DIFT_6 DIFC_6 DIFT_7 DIFC_7 100-MHz Differential Buffer for PCI Express and SATA Features CK409 and CK410 companion buffer Eight differential 0.7V clock output pairs OE_INV input for inverting OE,, and active levels Individual OE

More information

Features. Applications

Features. Applications DATASHEET 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER ICS98UAE877A Description The PLL clock buffer, ICS98UAE877A, is designed for a of 1.5V, an AVDD of 1.5V and differential data input and output

More information

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210 LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER ICS854210 GENERAL DESCRIPTION The ICS854210 is a low skew, high performance ICS dual 1-to-5 Differential-to-LVDS Fanout Buffer HiPerClockS and

More information

Product Preview 1.8 V PLL 1:10 Differential SDRAM MPC V PLL 1:10 Differential SDRAM MPC Clock Driver DATA SHEET

Product Preview 1.8 V PLL 1:10 Differential SDRAM MPC V PLL 1:10 Differential SDRAM MPC Clock Driver DATA SHEET Freescale Semiconductor, Inc. TECHNICAL DATA Product Preview.8 V PLL :0 Differential SDRAM Clock Driver.8 V PLL :0 Differential SDRAM Order number: Rev, 08/2004 DATA SHEET Recommended Applications DDR

More information

IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR

IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR IC S8745B- 21 Description The ICS8745B-21 is a highly versatile 1:1 LVDS ICS Clock Generator and a member of the HiPerClockS HiPerClockS f family of

More information

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers MPC9817 DATA SHEET NRND The MPC9817 is a PLL-based clock generator specifically designed for Freescale Semiconductor Microprocessor

More information

100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs

100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs Features Mixed 2.5V and 3.3V operation Complete clock solution for Pentium II, and other similar processor-based motherboards Two CPU clocks at 2.5V up to 100 MHz Six synchronous PCI clocks, one free-running

More information

Features. Applications

Features. Applications 2.5/3.3V 1-to-1 Differential to LVCMOS/LVTTL Translator Precision Edge General Description Micrel s is a 1-to-1, differential-to-lvcmos / LVTTL translator. The differential input is highly flexible and

More information

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO DATASHEET ADVANCE INFORMATION IDTVP386 General Description The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps

More information

Si52212/Si52208/Si52204/Si52202 Data Sheet

Si52212/Si52208/Si52204/Si52202 Data Sheet Si52212/Si52208/Si52204/Si52202 Data Sheet 12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator The Si522xx is the industry's highest performance and lowest power PCI Express clock generator

More information

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER ICS8543I General Description The ICS8543I is a low skew, high performance ICS 1-to-4 Differential-to-LVDS Clock Fan Buffer and a member of the family

More information

PCI EXPRESS Jitter Attenuator

PCI EXPRESS Jitter Attenuator PCI EXPRESS Jitter Attenuator ICS874003-02 DATA SHEET General Description The ICS874003-02 is a high performance Differential-to- LVDS Jitter Attenuator designed for use in PCI Express systems. In some

More information

CAP+ CAP. Loop Filter

CAP+ CAP. Loop Filter STS-12/STS-3 Multirate Clock and Data Recovery Unit FEATURES Performs clock and data recovery for 622.08 Mbps (STS-12/OC-12/STM-4) or 155.52 Mbps (STS-3/OC-3/STM-1) NRZ data 19.44 MHz reference frequency

More information

DATA SHEET. Features. General Description. Block Diagram

DATA SHEET. Features. General Description. Block Diagram LVCMOS Clock Generator ICS870919I DATA SHEET General Description The ICS870919I is an LVCMOS clock generator that uses an internal phase lock loop (PLL) for frequency multiplication and to lock the low-skew

More information

9ZXL0651. Features/Benefits. General Description. Recommended Application. Key Specifications. Output Features. Block Diagram DATASHEET

9ZXL0651. Features/Benefits. General Description. Recommended Application. Key Specifications. Output Features. Block Diagram DATASHEET DATASHEET 9ZXL65 General Description The 9ZXL65 is a low-power 6-output differential buffer that meets all the performance requirements of the Intel DB2Z specification. It consumes 5% less power than standard

More information

CLOCK GENERATOR FOR DESKTOP PC PLATFORMS PLL1. CPU CLK Output Buffers SSC. EasyN Programming IREF. 3V66/PCI Output Buffers PLL2 SSC.

CLOCK GENERATOR FOR DESKTOP PC PLATFORMS PLL1. CPU CLK Output Buffers SSC. EasyN Programming IREF. 3V66/PCI Output Buffers PLL2 SSC. CLOCK GENERATOR FOR DESKTOP PC PLATFORMS IDTCV105E FEATURES: 4 PLL architecture Linear frequency programming Independent frequency programming and SSC control Band-gap circuit for differential output High

More information

Triangular spread spectrum profile for maximum EMI reduction (Si50122-A2) 2.5 V, 3.3 V Power supply. (2.0 x 2.5 mm) down spread outputs

Triangular spread spectrum profile for maximum EMI reduction (Si50122-A2) 2.5 V, 3.3 V Power supply. (2.0 x 2.5 mm) down spread outputs CRYSTAL-LESS PCI-EXPRESS GEN1 DUAL OUTPUT CLOCK GENERATOR Features Crystal-less clock generator with integrated CMEMS PCI-Express Gen 1 compliant Triangular spread spectrum profile for maximum EMI reduction

More information

Low Skew, 1-to-8, Differential-to-LVDS Clock

Low Skew, 1-to-8, Differential-to-LVDS Clock Low Skew, 1-to-8, Differential-to-LVDS Clock 85408 DATA SHEET General Description The 85408 is a low skew, high performance 1-to-8 Differential-to-LVDS Clock Distribution Chip. The 85408 CLK, nclk pair

More information

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices DSC55704 Crystalless Three Output PCIe Clock Generator General Description The DSC55704 is a Crystalless, three output PCI express clock generator meeting Gen1, Gen2, and Gen3 specifications. The clock

More information

PCI Express Jitter Attenuator

PCI Express Jitter Attenuator PCI Express Jitter Attenuator ICS874001I-02 DATA SHEET General Description The ICS874001I-02 is a high performae Jitter Attenuator designed for use in PCI Express systems. In some PCI Express systems,

More information

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

PI6LC48L0201A 2-Output LVDS Networking Clock Generator Features ÎÎTwo differential LVDS output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz

More information

Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip

Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip ICS8516 DATASHEET GENERAL DESCRIPTION The ICS8516 is a low skew, high performance 1-to-16 Differentialto-LVDS Clock Distribution Chip. The

More information

PCI Express Jitter Attenuator

PCI Express Jitter Attenuator PCI Express Jitter Attenuator ICS874001I-05 DATA SHEET General Description The ICS874001I-05 is a high performae Jitter Attenuator designed for use in PCI Express systems. In some PCI Express systems,

More information

133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support

133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support 133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support Features Mixed 2.5V and 3.3V Operation Compliant to Intel CK133 (CY2210-3) & CK133W (CY2210-2) synthesizer and driver specification

More information

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing

More information

PCI EXPRESS Jitter Attenuator

PCI EXPRESS Jitter Attenuator PCI EXPRESS Jitter Attenuator ICS874003-04 DATA SHEET General Description The ICS874003-04 is a high performance ICS Differential-to-LVDS Jitter Attenuator designed for use HiPerClockS in PCI Express systems.

More information

Features. Applications

Features. Applications Ultra-Precision 1:8 CML Fanout Buffer with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential CML 1:8 fanout buffer. The is optimized to provide eight

More information

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408) Crystal-less Configurable Clock Generator General Description The is a programmable, high performance dual LVDS output oscillator utilizing Micrel's proven silicon MEMS technology to provide excellent

More information

Wireless Access Point Server/Storage DIFF1 DIFF2

Wireless Access Point Server/Storage DIFF1 DIFF2 PCI-EXPRESS GEN 1, GEN 2, AND GEN 3 1:2 FAN-OUT CLOCK BUFFER Features PCI-Express Gen 1, Gen 2, and Gen 3 compliant devices Two low-power PCIe clock outputs Supports Serial-ATA (SATA) at 100 MHz No termination

More information

Si52111-B5/B6 PCI-EXPRESS GEN 3 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. Functional Block Diagram

Si52111-B5/B6 PCI-EXPRESS GEN 3 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. Functional Block Diagram PCI-EXPRESS GEN 3 SINGLE OUTPUT CLOCK GENERATOR Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Gen 3 SRNS Compliant Low power HCSL differential output buffer Supports Serial-ATA

More information

Features. Applications

Features. Applications 3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer

More information

ASM5P2308A. 3.3 V Zero-Delay Buffer

ASM5P2308A. 3.3 V Zero-Delay Buffer 3.3 V Zero-Delay Buffer Description ASM5P2308A is a versatile, 3.3 V zero delay buffer designed to distribute high speed clocks. It is available in a 16 pin package. The part has an on chip PLL which locks

More information

BLOCK DIAGRAM PIN ASSIGNMENT I Data Sheet. Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer ICS852911I

BLOCK DIAGRAM PIN ASSIGNMENT I Data Sheet. Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer ICS852911I Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer 852911I Data Sheet GENERAL DESCRIPTION The 852911I is a low skew, 1-to-9 Differential-to-HSTL Fanout Buffer. The 852911I has two selectable clock inputs

More information

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners. Features Maximum rated frequency: 133 MHz Low cycle-to-cycle jitter Input to output delay, less than 200ps Internal feedback allows outputs to be synchronized to the clock input Spread spectrum compatible

More information

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer. 156.25MHz/312.5MHz and 78.125MHz/156.25MHz LVDS Clock Synthesizer ClockWorks Flex General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise

More information

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications General Description The series of high performance dual output LVDS oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device

More information

3.3V ZERO DELAY CLOCK BUFFER

3.3V ZERO DELAY CLOCK BUFFER 3.3V ZERO DELAY CLOCK BUFFER IDT2309A FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five and one bank of four outputs Separate

More information

PCI-Express Gen 2 & Gen 3 Clock Generator & Fan-out Buffer with EProClock Technology SRC [3:0]

PCI-Express Gen 2 & Gen 3 Clock Generator & Fan-out Buffer with EProClock Technology SRC [3:0] PCI-Express Gen 2 & Gen 3 Clock Generator & Fan-out Buffer with EProClock Technology Features PCI-Express Gen 2 & Gen 3 Compliant Low power push-pull type differential output buffers Integrated resistors

More information

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408) DSC2044FE1H0002 Crystalless Configurable Clock Generator General Description The DSC2044FE1H0002 is a programmable, high performance dual HCSL output oscillator utilizing Micrel's proven silicon MEMS technology

More information

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408) DSC2311KL2R008 Crystalless Configurable Clock Generator General Description DSC2311KL2R008 is a crystalless clock generator that is factory configurable to simultaneously output two separate frequencies

More information

PIN ASSIGNMENT I Data Sheet. Low Voltage/Low Skew, 1:8 PCI/PCI-X Zero Delay clock Generator

PIN ASSIGNMENT I Data Sheet. Low Voltage/Low Skew, 1:8 PCI/PCI-X Zero Delay clock Generator Low Voltage/Low Skew, 1:8 PCI/PCI-X Zero Delay clock Generator 87608I Data Sheet GENERAL DESCRIPTION The 87608I has a selectable REF_CLK or crystal input. The REF_CLK input accepts LVCMOS or LVTTL input

More information

12-output DB1200ZL Derivative with Integrated 85Ω Terminations

12-output DB1200ZL Derivative with Integrated 85Ω Terminations 12-output DB12ZL Derivative with Integrated 85Ω Terminations 9ZXL1251 DATASHEET General Description The 9ZXL1251 meets the demanding requirements of the Intel DB12ZL specification, including the critical

More information

CKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL

CKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL 19-2405; Rev 0; 4/02 10Gbps 16:1 Serializer General Description The 16:1 serializer is optimized for 10.3Gbps and 9.95Gbps Ethernet applications. A serial clock output is provided for retiming the data

More information

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to

More information

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration Features Low noise non-inverting 1-10 buffer Supports frequency up to 140 MHz Supports up to four SDRAM DIMMs Low skew (

More information

SM Features. General Description. Applications. Block Diagram

SM Features. General Description. Applications. Block Diagram ClockWorks Fibre Channel (106.25MHz, 212.5MHz) Ultra-Low Jitter, LVDS Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely

More information

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator Crystal-less Configurable Clock Generator General Description The is a four output crystal-less clock generator. It utilizes Microchip's proven PureSilicon MEMS technology to provide excellent jitter and

More information

W83176R-400 W83176G-400

W83176R-400 W83176G-400 W83176R-400 W83176G-400 Winbond Current Mode Differential Buffer for PCI Express and SATA Date: May/16/2006 Revision: 0.6 Datasheet Revision History PAGES DATES VERSION WEB VERSION MAIN CONTENTS 1 n.a.

More information

133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs

133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs 133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs Features Multiple output clocks at different frequencies Four pairs of differential CPU outputs, up to 133 MHz Ten synchronous

More information

Freescale Semiconductor, I

Freescale Semiconductor, I MOTOROLA SEMICONDUCTOR TECHNICAL DATA nc. Order number: Rev 3, 08/2004 3.3 V Zero Delay Buffer The is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom

More information

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit

Features MIC2551A VBUS R S. 1.5k D+ D GND VM D SPD SUS GND. Typical Application Circuit MIC2551 USB Transceiver General Description The MIC2551 is a single chip transceiver that complies with the physical layer specifications of the Universal Serial Bus (USB) 2.0. It supports both full speed

More information

PI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD.

PI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD. Features ÎÎInput Clock Frequency up to 6 GHz Typical ÎÎ4 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.05ps (max) ÎÎInput CLK accepts: LVPECL, LVDS, CML, SSTL input level ÎÎOutput to

More information

PCI Express Jitter Attenuator

PCI Express Jitter Attenuator PCI Express Jitter Attenuator 874005 DATA SHEET GENERAL DESCRIPTION The 874005 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express systems. In some PCI Express

More information

Si53152 PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 F ANOUT BUFFER. Features. Applications. Description. Functional Block Diagram

Si53152 PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 F ANOUT BUFFER. Features. Applications. Description. Functional Block Diagram PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 F ANOUT BUFFER Features PCI-Express Gen 1, Gen 2, Gen 3, and Gen 4 common clock compliant Supports Serial ATA (SATA) at 100 MHz 100 210 MHz operation Low power,

More information

Description. Applications

Description. Applications 4-Output Low Power PCIE GEN1-2-3 Buffer Features ÎÎ4x 100MHz low power HCSL or LVDS compatible outputs ÎÎPCIe 3.0, 2.0 and 1.0 compliant ÎÎProgrammable output amplitude and slew rate ÎÎCore supply voltage

More information

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits Rev 2; 4/08 106.25MHz/212.5MHz/425MHz General Description The DS4106, DS4212, and DS4425 ceramic surfacemount crystal oscillators are part of Maxim s DS4-XO series of crystal oscillators. These devices

More information

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer 77.75MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer General Description The is a 3.3V, fully differential jitter attenuator and frequency synthesizer that accepts a noise clock

More information

Low Skew, 1-to-9, Differential-to- HSTL Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

Low Skew, 1-to-9, Differential-to- HSTL Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 Low Skew, 1-to-9, Differential-to- PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 8521 DATASHEET GENERAL DESCRIPTION The 8521 is a low skew, 1-to-9 Differential-to-HSTL Fanout Buffer.

More information

W83176R-401 W83176G-401

W83176R-401 W83176G-401 W83176R-401 W83176G-401 Winbond Current Mode Differential Buffer for PCI Express and SATA Date: May,2006 Revision: 0.6 W83176R-401/W83176G-401 Datasheet Revision History PAGES DATES VERSION WEB VERSION

More information

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter April 2002-1 FEATURES 8-Bit Resolution Up to 10 MHz Sampling Rate Internal S/H Function Single Supply: 3.3V VIN DC Range: 0V to V DD VREF DC

More information

Not Recommended for New Design. SL28PCIe50. EProClock Generator. Features. Block Diagram. Pin Configuration

Not Recommended for New Design. SL28PCIe50. EProClock Generator. Features. Block Diagram. Pin Configuration Features PCI-Express Gen 2 Compliant Low power push-pull type differential output buffers Integrated resistors on all differential outputs Dedicated Output Enable pin for all outputs Dedicated SRC Bank

More information

VDD = V, TA = -40 C to +85 C, outputs terminated with 100 Ohms between Q and /Q.³

VDD = V, TA = -40 C to +85 C, outputs terminated with 100 Ohms between Q and /Q.³ Ultra-Low Jitter 200MHz LVDS XO ClockWorks FUSION General Description The is an ultra-low phase jitter XO with LVDS output optimized for high line rate applications. Features 200MHz LVDS Typical phase

More information

PI3HDMI231-A. 3:1 ActiveEye HDMI TM Switch with Electrical Idle Detect

PI3HDMI231-A. 3:1 ActiveEye HDMI TM Switch with Electrical Idle Detect Features 3 digital video inputs can be switched to a single output Each input can be AC coupled video or DC coupled, while the output will maintain its DC coupled, current-steering, TMDS compliance TMDS

More information

1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors

1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors 1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors CM1210 Features 1,2,4 and 8 channels of ESD protection Very low loading capacitance (1.0pF typical) ±6 kv ESD protection per channel (IEC 61000-4-2

More information

SL28PCIe26. EProClock PCI Express Gen 2 & Gen 3 Generator. Features. Block Diagram. Pin Configuration

SL28PCIe26. EProClock PCI Express Gen 2 & Gen 3 Generator. Features. Block Diagram. Pin Configuration EProClock PCI Express Gen 2 & Gen 3 Generator Features Optimized 100 MHz Operating Frequencies to Meet the Next Generation PCI-Express Gen 2 & Gen 3 Low power push-pull type differential output buffers

More information