I N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1.

Size: px
Start display at page:

Download "I N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1."

Transcription

1 I N T E R C O N N E C T A P P L I C A T I O N N O T E Advanced Mezzanine Card (AMC) Connector Routing Report # 26GC011-1 September 21 st, 2006 v1.0 Advanced Mezzanine Card (AMC) Connector Copyright 2006 Tyco Electronics Corporation, Harrisburg, PA All Rights Reserved

2 Table of Contents Item Page # I. INTRODUCTION...2 II. CONNECTOR OVERVIEW: ADVANCED MEZZANINE CARD (AMC)...3 A. Background...3 B. Typical Implementations...4 III. CONNECTOR DEFINITION...5 A. Drilled Hole Dimensions...5 B. Fabrication Technology Pad Size Non-functional Pads Thermal Reliefs Antipad Size...7 C. High-Speed Via Design Counterboring Blind Vias...9 IV. ROUTING...10 A. Routing Channels...10 B. Trace Widths...11 C. Skew & Propagation Delay...12 V. PART PLACEMENT...12 VI. ADDITIONAL INFORMATION...12 A. Gigabit Research and General Application Notes...12 B. Electrical Models...12 VII. CONTACT INFORMATION...13 The information contained herein and the models used in this analysis are applicable solely to the specified Tyco Electronics connector as dated by the document. All information should be verified that it is representative of the current implementation of the connector. Alternative connectors may be footprint-compatible, but their electrical performance may vary significantly, due to construction or material characteristics. Usage of the information, models, or analysis for any other connector or previous implementation is improper, and Tyco disclaims any and all liability or potential liability with respect to such usage.

3 Advanced Mezzanine Card (AMC) Connector Routing I. INTRODUCTION The PCI Industrial Computers Manufacturer s Group (PICMG) has recently developed a new mezzanine specification for plug-in cards, carrier boards, and applications, intending to provide the next generation step to the previously existing PCI Mezzanine Card (PMC) definition. The specification will further support and enhance the telecommunication industry s push to increase bandwidth, reliability, capabilities, and features of its systems. The Advanced Mezzanine Card (or AMC) specification additionally offers compatibility with PICMG s latest telecommunications development, the AdvancedTCA architecture. To support these applications from an interconnection perspective, an advanced mezzanine card connector definition was also defined. The AMC specification anticipates supporting single pair speeds as high as 12 Gbps, and at the same time, expects to provide a very robust and cost-effective product. Electrical, mechanical, and manufacturing aspects of the connector were analyzed simultaneously, to develop and optimize the AMC connector design. At the board level, these aspects combine with common board design practices to influence the design of the connector-to-board interface and how the board itself will be routed. The manner in which the connector is designed into the system can significantly impact the system s intended performance. Tyco Electronics has been actively researching these areas in an effort to help customers use the Advanced Mezzanine Card (AMC) connector in gigabit serial systems. The combination of interconnect research and intimate knowledge of the connector is presented to provide insight into the capability of an AMC-based system design. Furthermore, this document provides specific design recommendations that will address layout, electrical performance, and manufacturability tradeoffs of the connector at the board level. PAGE 2 September 21, 2006

4 II. CONNECTOR OVERVIEW: ADVANCED MEZZANINE CARD (AMC) A. BACKGROUND Figure 1: Advanced Mezzanine Card (AMC) Connector The Advanced Mezzanine Card (AMC) connector is a product combining low cost, high density, and high performance in a robust and durable component capable of intermating with any AMC-compliant (sometimes hot-) pluggable module board. At a contact pitch of 0.75mm, the connector provides 170 total pins in a 65mm package. The open-pin field connector can be arranged in differential or single-ended configurations, or a combination of both. The AMC specification provides for a pre-determined pinout which primarily consists of high-speed differential pairs capable of running up to 12 Gbps. Outstanding features of the product include a rugged overmolded single-piece design, fully-protected card-edge contacts, press-fit carrier board contacts, polarizing carrier board footprint features, additional optional hold-down features, and more. The carrier board contacts use an industry standard compliant pin technology for printed circuit board attachment. Family extensions such as AMC-compliant A+B+, AB, and B versions are expected as needed to support industry developments and further AMC applications. The Advanced Mezzanine Card (AMC) connector is ideally suited for pluggable coplanar mezzanine architectures which reside in high-speed telecommunications equipment, all classes of servers, and data storage and transport applications. PAGE 3 September 21, 2006

5 B. TYPICAL IMPLEMENTATIONS The AMC connector is a high-speed product that is typically implemented in high-speed differential applications, such as the already existing AMC specification. Although it can be implemented in single-ended applications as well, grounding schemes and pin assignments would require appropriate changes. The AMC connector provides a variety of application spaces, therefore only the most common implementation (the AMC specification definition) is described here. In the differential spec-compliant AMC implementation, only the carrier board footprint requires a detailed routing analysis. The plug-in module side of the connector provides for a straightforward two-sided surface-layer route. A section of the AMC carrier board footprint is shown in Figure 2. The illustrations in this section are specific to a subsection of the AMC connector and application, but can be equally applied across the entire length of the printed circuit board footprint. Refer to the latest customer drawings for overall dimensions and to the appropriate specifications for proper connector to connector spacing. Row B+ Row B Plug-In Card Insertion Side 2.25 mm Differential pair 0.75 mm Ground 1.4 mm 3.0 mm 1.4 mm Figure 2: AMC-Specific Carrier Card Pinout The connector consists entirely of only two rows on a 4.4mm pitch, the short and long rows being referred to as the B and B+ rows, respectively, as called out by the AMC specification. Each row has an alternating pin stagger of 1.4mm, providing for optimal electrical performance and routing capability within the footprint. The pin staggering results on only two distinct contact chiclet designs, alternating throughout the length of the connector, provided for a cost-effective connector design. The footprint also employs a central grounded row of vias on a 2.25mm pitch, providing for enhanced electrical performance within the PCB footprint itself. PAGE 4 September 21, 2006

6 III. CONNECTOR DEFINITION A. DRILLED HOLE DIMENSIONS Full mechanical dimensioning and tolerances are available for the Advanced Mezzanine Card (AMC) connector. These drawings can be located at The dimensions critical to the routing of the AMC connector are related to the hole pattern, or footprint, of the connector. Table 1 is provided to quickly identify critical hole dimensions for the circuit board. Hole Dimension Carrier Card Hole Diameter w/snpb Plating mm (in.) Carrier Card Hole Diameter w/out SnPb Plating mm (in.) Drill Hole Size 0.50 ± 0.02 ( ± ) 0.50 ± 0.02 ( ± ) Finished Hole Size 0.40 ± 0.05 ( ± 0.002) ± 0.05 ( ± 0.002) Hole Copper Thickness ± ( ± ) ± ( ± ) Hole SnPb Thickness ± ( ± ) N/A B. FABRICATION TECHNOLOGY Table 1: Connector Hole Dimensions Other important dimensions for board layout are determined by the capabilities of the circuit board fabricator. Current high-tech PCB industry fabrication technology (i.e. capability) requires minimum pad sizes ranging from D+10 mils through D+16 mils, where D is the diameter of the drilled hole size (1 mil, or 0.001, is mm). The resultant pad size for a given technology is typically defined as the minimum pad size required to maintain 0.05 mm (0.002") of annular ring for a given PCB manufacturer s capability. Annular ring is an industry standard measure of the clearance between the pad edge and worst-case drill edge after manufacturing. For the AMC connector this results in minimum pad sizes ranging from 0.75 mm (0.0297") to 0.91 mm (0.0357"). Because the AMC connector has a rather dense footprint and is typically used in high speed or dense applications where routing issues are most significant, all pad dimensions in this document will assume a D+10 mil pad size, unless otherwise specified. The pad diameter may be optimized for specific project needs, and should be evaluated on a project and vendor basis. Designing with a PCB technology less than D+10 mils could mean reduced yields or breakout, potentially adding cost to the PCB or violating industry specification compliance. Note: A minimum pad to trace clearance of 0.10 mm (0.004") will also be assumed for calculating routing dimensions. PAGE 5 September 21, 2006

7 1. PAD SIZE Based upon the D+10 mil fabrication technology assumption, a 0.75 mm (0.0297") diameter pad should be used with all AMC connector pins. For higher-tech PCBs (D+8 mils, for example) the pad would be 0.70 mm ( ). Table 2 summarizes different pad sizes for common manufacturing capabilities. Connector Pins Signal & GND Pad size High-tech Low tech D+8 D+10 D+12 D+14 D mm 0.75 mm 0.81 mm 0.86 mm 0.91 mm ( ) ( ) ( ) ( ) ( ) Table 2: Pad sizes for AMC Connector In some cases, the reduced manufacturability of a D+8 mil technology PCB or smaller is required to reduce pad sizes. A smaller diameter pad may potentially reduce yields by causing breakout or open connections, which results in added cost of the PCB. Where possible, the largest appropriate pad size should be used to provide the PCB manufacturer with the greatest flexibility, thereby reducing overall system costs. Although an increased pad size also reduces electrical performance by increasing the capacitance of the plated through-hole, this effect has only a minor impact when unused pads are removed from the signal via. 2. NON-FUNCTIONAL PADS The removal of non-functional internal pads will improve signal integrity and manufacturability of the PCB. However, some assembly facilities prefer that unused pads are retained in order to maintain hole integrity through various soldering processes. For electrical reasons, it is recommended that unused pads be removed on internal layers. 3. THERMAL RELIEFS Thermal reliefs are not required on ground or power pins, because the AMC connector uses a press-fit technology. A direct connection to reference and power planes will offer the lowest inductance connection to the circuit board. PAGE 6 September 21, 2006

8 4. ANTIPAD SIZE Via Antipads, or plane clearances (Figure 3), are required to separate signal holes from reference voltages to avoid shorting. Pad Choosing the proper size of these Trace clearances is critical in determining several other design parameters: signal integrity, EMI, voltage breakdown, and manufacturability. Determining the proper antipad size for Plane Antipad the AMC connector depends upon system design goals. Several scenarios are Figure 3: Antipad Illustration exemplified below. Antipad sizes are minimized: To reduce noise by closely shielding adjacent pins with reference planes To reduce EMI by minimizing aperture sizes in reference planes To maintain a strong reference to ground for single-ended traces and ground referenced differential traces Antipad sizes are maximized: To maximize voltage breakdown spacing between the pin and the reference plane To increase manufacturability by reducing the chance of shorting. To reduce reflections in a high-speed gigabit serial system by reducing the capacitive effect of the plated through-hole. In cases where antipads are minimized, the recommended antipad size is the pad diameter plus 0.25 mm (0.010 ). This size maximizes trace coverage, while not risking shorting the plane to the barrel in the case of drill breakout. Using a minimal antipad will increase the capacitance of the via and could degrade system performance at high speeds. When antipads are maximized, the antipad geometry is dependent on the type of signals passing through the vias. PAGE 7 September 21, 2006

9 The suggested antipad structure for differential signals encompasses two adjacent signal vias. This structure minimizes the via capacitance for both vias, while maintaining coupling between the two signals within the differential pair. The recommended antipad is designed to maximize routable trace widths and associated ground coverage. The antipad width can likely be increased to better balance trace ground coverage and minimization of via capacitance, once a trace geometry is determined. Figure 4 shows the recommended differential antipad in both oval and octagon geometries. Pad Pad W W L L Figure 4: Differential Antipad Geometries These antipad recommendations are related to the D+10 pad technology used. The D+10 pad size, labeled as Pad in Figure 4 is 0.75 mm ( ) in diameter. The antipad width labeled as W (top-bottom in the above figures) is 0.25 mm (0.010 ) bigger than the pad size. The resulting antipad width W should be 1.00 mm ( ). The antipad length L is dictated by the pad size, as well as adjacent in-row ground vias and the routing channel that may need to remain between the differential pair and in-row ground vias. Taking both pad size and ground vias into account, the antipad length L should be 2.60 mm (0.102 ). These resulting antipad dimensions of 2.60 mm (.0102 ) x 1.00 mm (.0397 ) represent a geometry which maximizes routable trace widths and associated ground coverage assuming a D+10 technology. A board design that uses a non-d+10 pad sizing, will result in different antipad length L and width W geometries. A board design that does not require the entire width of the routing channel (routable space between the differential pair and ground vias) should use a larger antipad width W and length L, to help with minimization of via capacitance. Routing geometries are discussed further in section IV. PAGE 8 September 21, 2006

10 C. HIGH-SPEED VIA DESIGN At gigabit speeds, one of the limiting factors in system design is the effect caused by the via stub in the board. A via stub is the portion of the via that is not in series with the transmission path of the signal, as shown in Figure 5. At high frequencies, this parallel path creates a significant capacitive discontinuity, which degrades the throughput of the link. Although it has a small impact at lower frequencies, this stub typically becomes critical at speeds greater than Gbps. Figure 5 Via Stub The AMC connector was designed to allow for various techniques to be applied to treat the via and remove the stub, without impacting the press-fit contact in the hole. When fully seated, the bottom tip of the eye of needle extends 1.6 mm (0.063 ) into the hole. Beyond this depth, various techniques can be employed to modify the via to eliminate the stub. Consult your board fabrication facility regarding their capabilities for these advanced technologies. 1. COUNTERBORING Counterboring is a technique that has been used for years by the microwave industry to treat vias in microwave designs. With digital signaling approaching microwave frequencies, similar techniques can be employed to enhance the signal integrity of a link. Counterboring is performed as one of the final steps in the board manufacturing process. After the multilayer board is laminated, drilled, and plated, designated holes are control-depth drilled to remove any via stub that is present. This controlled-depth drill should allow a minimum length of barrel to remain in the hole to allow the eyeof-needle to engage the via. These minimum lengths Figure 6 Counterbored Via are given above. Figure 6 illustrates a counterbored via. 2. BLIND VIAS An alternative approach that is equally as effective as counterboring is the use of blind vias. Like counterboring, care must be taken to ensure that the depth of the blind via is sufficient to fully engage the eye-of-needle. These minimum depths are given. Figure 7 illustrates a blind via. Figure 7 Blind Via PAGE 9 September 21, 2006

11 IV. ROUTING Because the Advanced Mezzanine Card connector can be used for both horizontal as well as vertical routing of differential signals, the routing of both versions will be examined. Whether routing into or through the AMC connector pinfield, the general guidelines are the same. A. ROUTING CHANNELS A routing channel is defined by the space between adjacent vias in the connector pinfield. In the AMC connector, both vertical (between rows of vias) and horizontal (between columns of vias) routing can be achieved. Typical carrier card routing is implemented horizontally, as silicon devices and backplane connectors will reside in this direction relative to the footprint of the AMC connector. Figure 8 provides the general layout of an AdvancedTCA carrier card fully loaded with AMC plug-in modules. AMC Module AMC Connector Silicon Device ATCA Carrier Card Front Panel AMC Module AMC Module AMC Module AMC Connector AMC Connector AMC Connector Silicon Device Silicon Device HM-Zd Connectors to ATCA Backplane Figure 8: AdvancedTCA Carrier Card Example Layout Vertical routing is also possible, and may be required, especially for cases when signals from one AMC connector on a carrier card are required to route directly to a second AMC connector on the same carrier card. (The AdvancedTCA specification requires multiple AMC connectors on the same carrier card to be located with their footprints directly in-line with one another.) Vertical routing is recommended to occur between the signal rows of the connector, on either side of the central row of ground vias. Figure 9 illustrates horizontal and vertical routing techniques. PAGE 10 September 21, 2006

12 Horizontal Routing Vertical Routing Figure 9: Routing Configurations B. TRACE WIDTHS The maximum trace width that can be utilized in a routing channel is a function of the via pitch, the pad size, and the trace-to-pad clearance. If a D+10 pad size is utilized, the remaining space allows for 7 mil differential line widths with a 7 mil intra-pair space. 7 mil traces with 7 mil spaces can be easily routed through the footprint. However, due to the footprint hole layout and the orientation of the widest routing channel through the footprint, optimal trace routing needs to occur on angles other than 45-degree increments. This is a straightforward process for hand-routed designs, but can pose some difficulties for auto-routed designs, as auto-routers commonly have limitations of 45-degree increments for trace bends and turns. For optimal routing capability, and when taking advantage of general auto-router capabilities, trace widths and intra-pair spaces must be reduced to allow for 45-degree bends through the AMC connector footprint. Differential line widths of 4 mils and intrapair spaces of 4 mils provide for the 45-degree routing capability. The horizontal routing example of Figure 9 demonstrates the routing technique and the ability to use 45- degree angles to route through the entire footprint. Table 3 illustrates the calculation of the maximum available routing channel. Metric English Vertical Via pitch 1.50 mm Pad diameter (D+10) mm Trace-pad clearance (x 2) mm mm Available routing channel 0.55 mm Table 3: PCB Routing Channel Calculation PAGE 11 September 21, 2006

13 For trace width determination, it is also important to ensure that traces have adequate ground coverage underneath them at all times. When routing through the connector pinfield, this coverage can be improved by reducing the antipad size on connector vias. However, antipad reduction can result in reduced performance of the via at high speeds. Conversely, with a narrower differential geometry, the antipad size may be increased to improve performance of the via at high speeds. Please refer to section III.B.4 for antipad size recommendations. C. SKEW & PROPAGATION DELAY Typical right-angle connectors have differing lengths for the two component signals in a differential pair. In the right-angle AMC connector, the component signals within a differential pair have been length matched to each other, such that the differential skew within a pair is negligible. In order to have a zero-skew system, length compensating within a pair should be implemented in the differential routing. For current skew values for the AMC connector, refer to documentation and models at V. PART PLACEMENT Part placement and spacing guidelines as well as associated up-to-date mechanical dimensions should be obtained in addition to this document. Placement related information is contained within the application specification, document # The full mechanical dimensioning and tolerances are available for all versions of the AMC connector within the customer drawing for the specific part number of interest. All of this information can be found at and also by contacting either your local Tyco Electronics sales support or the appropriate contact listed below. VI. ADDITIONAL INFORMATION A. GIGABIT RESEARCH AND GENERAL APPLICATION NOTES More information regarding Tyco Electronics research into the transmission of electrical signals at gigabit speeds or general application notes are available for download from the Internet at B. ELECTRICAL MODELS Electrical SPICE and S-parameter models for the AMC connector may be requested at modeling@tycoelectronics.com. PAGE 12 September 21, 2006

14 VII. CONTACT INFORMATION The following key contacts can be used to obtain additional information on the AMC connector product family. Technical Support Center Tim Minnick, (717) Signal Integrity Engineer Dave Szczesny, (717) Mechanical Dev. Engineer John Larkin, Product Manager (717) PAGE 13 September 21, 2006

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector

More information

Report # 20GC004-1 November 15, 2000 v1.0

Report # 20GC004-1 November 15, 2000 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK HS3 Connector Routing Report # 20GC004-1 November 15, 2000 v1.0 Z-PACK HS3 6 Row 60 Position and 30 Position Connectors Copyright 2000 Tyco

More information

High Speed Backplane Connectors. Catalog Issued 4-05

High Speed Backplane Connectors. Catalog Issued 4-05 Catalog 773095 Issued 4-05 2 Disclaimer While Tyco Electronics has made every reasonable effort to ensure the accuracy of the information in this catalog, Tyco Electronics does not guarantee that it is

More information

APPLICATION SPECIFICATION. 1 of 33 J (r/a header, r/a receptacle, vertical header, vertical receptacle TABLE OF CONTENTS 1. OBJECTIVE...

APPLICATION SPECIFICATION. 1 of 33 J (r/a header, r/a receptacle, vertical header, vertical receptacle TABLE OF CONTENTS 1. OBJECTIVE... 1 of 33 J Section TABLE OF CONTENTS page no. 1. OBJECTIVE...2 2. SCOPE...2 3. APPLICABLE DOCUMENTS...3 4. GENERAL CUSTOMER INFORMATION...3 4.1. CONNECTOR CONFIGURATIONS...3 4.2. COMPATIBILITY WITH HARD

More information

Revolutionary High Performance Interconnect Which Maximizes Signal Density

Revolutionary High Performance Interconnect Which Maximizes Signal Density Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164

More information

SFP (Small Form-factor Pluggable) Products

SFP (Small Form-factor Pluggable) Products SFP (Small Form-factor Pluggable) Products As a founding member and innovator for the Small Form-factor Pluggable (SFP) Multi-Source Agreement (MSA), Tyco Electronics supports the market with a full range

More information

Channels for Consideration by the Signaling Ad Hoc

Channels for Consideration by the Signaling Ad Hoc Channels for Consideration by the Signaling Ad Hoc John D Ambrosia Tyco Electronics Adam Healey, Agere Systems IEEE P802.3ap Signaling Ad Hoc September 17, 2004 Two-Connector Topology N2 H B September,

More information

SFP (Small Form-factor Pluggable) Products

SFP (Small Form-factor Pluggable) Products SFP (Small Form-factor Pluggable) Products As a founding member and innovator for the Small Form-factor Pluggable (SFP) Multi-Source Agreement (MSA), TE supports the market with a full range of SFP products.

More information

Understanding 3M Ultra Hard Metric (UHM) Connectors

Understanding 3M Ultra Hard Metric (UHM) Connectors 3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division

More information

TCA connectors. ept GmbH & Co. KG I Phone +49 (0) 88 61/ I Fax +49 (0) 88 61/55 07 I I

TCA connectors. ept GmbH & Co. KG I Phone +49 (0) 88 61/ I Fax +49 (0) 88 61/55 07 I  I 10 ept GmbH & Co. KG I Phone +49 (0) 88 61/25 01 0 I Fax +49 (0) 88 61/55 07 I E-mail sales@ept.de I www.ept.de 11 Definitions AdvancedTCA /MicroTCA To give consideration to increasing data traffic and

More information

Application Specification IMPACT* Standard Connector Systems 05 NOV 10 Rev A

Application Specification IMPACT* Standard Connector Systems 05 NOV 10 Rev A Application Specification IMPACT* Standard 114-13258 Connector Systems 05 NOV 10 Rev A NOTE i All numerical values are in metric units [with U.S. customary units in brackets]. Dimensions are in millimeters.

More information

Vertical Conductive Structures

Vertical Conductive Structures Vertical Conductive Structures A new Interconnect Technique Agenda The need for an alternative PCB technology Introduction of VeCS Technology comparison Cost comparison State of VeCS technology Application

More information

BGA Fanout Patterns. Charles Pfeil. Engineering Director Systems Design Division

BGA Fanout Patterns. Charles Pfeil. Engineering Director Systems Design Division BGA Fanout Patterns Charles Pfeil Engineering Director Systems Design Division IPC Irvine Charles Pfeil Background 1966-1987 PCB Designer 1978-1987 Founder of Computer Circuits Inc., Fairfax VA, PCB Design

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

Connectors. product catalog no. 26

Connectors. product catalog no. 26 Connectors product catalog no. 26 ept GmbH I Tel. +49 (0) 88 61 / 25 01 0 I Fax +49 (0) 88 61 / 55 07 I E-Mail sales@ept.de I www.ept.de Product Groups Overview Explanation of Symbols Termination Application

More information

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004 ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

PROCESSING RECOMMENDATIONS. For Samtec s SEAM8/SEAF8 Vertical Connectors

PROCESSING RECOMMENDATIONS. For Samtec s SEAM8/SEAF8 Vertical Connectors The method used to solder these high density connectors is the same as that used for many BGA devices even though there are some distinct structural differences. BGA s have spherical solder balls attached

More information

Design Process and Technical Thoughts on a Two Channel PHY Approach

Design Process and Technical Thoughts on a Two Channel PHY Approach Design Process and Technical Thoughts on a Two Channel PHY Approach Joel Goergen Cisco, Beth Kochuparambil Cisco IEEE 802.3bj January 2012 Interim, Newport Beach, CA, USA Supporters Howard Frazier Broadcom

More information

DAC348x PCB Layout Guidelines for the Multi-Row QFN package

DAC348x PCB Layout Guidelines for the Multi-Row QFN package Texas Instruments Application Report DAC348x PCB Layout Guidelines for the Multi-Row QFN package Russell Hoppenstein Revision 1.0 Abstract This document provides additional information related to the multi-row

More information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

The con ectors serve low durability cycle applications

The con ectors serve low durability cycle applications Power Connectors & Interconnection Systems Introduction to High Current Card Edge Connectors Product Facts Contacts on.100 [2.54] Centerlines Selective gold plating of contacts for high performance at

More information

ESD Protection Layout Guide

ESD Protection Layout Guide Application Report Guy Yater... High Volume Linear ABSTRACT Successfully protecting a system against electrostatic discharge (ESD) is largely dependent on the printed circuit board (PCB) design. While

More information

Lab 9 PCB Design & Layout

Lab 9 PCB Design & Layout Lab 9 PCB Design & Layout ECT 224L Department of Engineering Technology Lab 9 PCB Traces Size dependent upon electrical requirements, design constraints (routing space and clearance), and trace/space resolution

More information

Section 3 - Backplane Architecture Backplane Designer s Guide

Section 3 - Backplane Architecture Backplane Designer s Guide Section 3 - Backplane Architecture Backplane Designer s Guide March 2002 Revised March 2002 The primary criteria for backplane design are low cost, high speed, and high reliability. To attain these often-conflicting

More information

Specification and Design Guide

Specification and Design Guide Specification and Design Guide Revision 1.00 May, 2011 Revision Date Comment 0.71 11/20/2009 Pre-release 0.8 12/1/2009 Initial release version 0.81 1/16/2010 Update finger drawings; remove LPC bus 0.82

More information

TB Paladin Connector Design Guidelines. Revision A

TB Paladin Connector Design Guidelines. Revision A Paladin Connector Design Guidelines Specification Revision Status Revision SCR No. Description Initial Date A S5664 New Release J.Dunham 4/4/17 Table of Contents Specification Revision Status... 1 1 Introduction...

More information

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,

More information

E L E C T R I C A L A N A L Y S I S R E P O R T. Use of Z-PACK 2mm HM for Fibre Channel Applications Application Note #20GC001-1 March 13, 2000

E L E C T R I C A L A N A L Y S I S R E P O R T. Use of Z-PACK 2mm HM for Fibre Channel Applications Application Note #20GC001-1 March 13, 2000 E L E C T R I C A L A N A L Y S I S R E P O R T Use of Z-PACK 2mm HM for Fibre Channel Applications Application Note #20GC001-1 March 13, 2000 Copyright 2000 AMP Incorporated, Harrisburg, PA All Rights

More information

Custom Connectors Overview

Custom Connectors Overview Company Overview March 12, 2015 Custom Connectors Overview Tuesday, October 03, 2017 CONNECTOR OVERVIEW Engineering Manufacturing Connector Products HiLo FlexFrame Custom Connectors Standard Connectors

More information

AOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application

AOZ8882. Ultra-Low Capacitance TVS Diode Array. General Description. Features. Applications. Typical Application Ultra-Low Capacitance TS Diode Array General Description The AOZ8882 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, MDDI, USB, SATA, and Gigabit Ethernet

More information

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss 1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed

More information

100GbE Architecture - Getting There... Joel Goergen Chief Scientist

100GbE Architecture - Getting There... Joel Goergen Chief Scientist 100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture

More information

Circular M8/M12 Interconnect Solutions for Industrial applications

Circular M8/M12 Interconnect Solutions for Industrial applications Circular M8/M12 Interconnect Solutions for Industrial applications By Kevin Oursler, Dir. Marketing and Business Development at ERNI Electronics Challenges in Industrial Automation today are being supported

More information

AN_8430_002 April 2011

AN_8430_002 April 2011 A Maxim Integrated Products Brand 78Q8430 10/100 Ethernet MAC and PHY APPLICATION NOTE AN_8430_002 April 2011 Introduction 78Q8430 Layout Guidelines The TSC 78Q8430 is a single chip 10Base-T/100Base-TX

More information

NEW GUIDELINES FOR COMPONENT PLACEMENT IN THE AGE OF AUTOMATION

NEW GUIDELINES FOR COMPONENT PLACEMENT IN THE AGE OF AUTOMATION N E W GUIDELI N ES F OR CO M P O NE N T PLACEMEN T I N T H E A G E OF AU TOMATI ON Every board designed is unique, has different requirements, and requires different trade-offs on the design, but there

More information

HIGH SPEED INPUT/OUTPUT SOLUTIONS QUICK REFERENCE GUIDE

HIGH SPEED INPUT/OUTPUT SOLUTIONS QUICK REFERENCE GUIDE HIGH SPEED INPUT/OUTPUT SOLUTIONS QUICK REFERENCE GUIDE The pluggable I/O interface offers significant advantages as a high speed I/O interconnect. With a standard equipment I/O interface and the flexibility

More information

z-quad SMALL FORM-FACTOR PLUGGABLE PLUS (zqsfp+ OR QSFP28/56) INTERCONNECT SYSTEM

z-quad SMALL FORM-FACTOR PLUGGABLE PLUS (zqsfp+ OR QSFP28/56) INTERCONNECT SYSTEM z-quad SMALL FORM-FACTOR PLUGGABLE PLUS (zqsfp+ OR QSFP28/56) INTERCONNECT SYSTEM Quick Reference Guide te.com/products/qsfp Introducing zqsfp+ Interconnect System TE Connectivity s (TE) zqsfp+ interconnects

More information

Board Design Guidelines for Intel Programmable Device Packages

Board Design Guidelines for Intel Programmable Device Packages Board Design Guidelines for Intel Programmable Device Packages AN-114 2017.02.24 Subscribe Send Feedback Contents Contents 1 Board Design Guidelines for Intel Programmable Device Packages...3 1.1 Overview

More information

Catalog C-035 Rev. C

Catalog C-035 Rev. C Catalog C-035 Rev. C P O S I T R O N I C I N D U S T R I E S Today, some customer applications have requirements for high bandwidth transfer between VMEbus cards. Requirements which even the most updated

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 0.80mm (.031") Pitch Small Form-Factor Pluggable (SFP) Receptacle 74441

More information

V.6-17 Colibri for COM Express

V.6-17 Colibri for COM Express V.6-17 Colibri for COM Express 0.5 mm SMT Board-to-Board Connector System Introduction Colibri 0.5 mm SMT for 10+ Gbit/s Applications Connectors for COM Express Key Features: Termination ept s Colibri

More information

PROCESSING RECOMMENDATIONS

PROCESSING RECOMMENDATIONS PROCESSING RECOMMENDATIONS For Samtec s 0.80mm SEARAY Right Angle (SEAF8-RA) Connectors The method used to solder these high-density connectors is the same as that used for many BGA devices even though

More information

Elcon CROWN EDGE Card Edge-style High Current Connectors

Elcon CROWN EDGE Card Edge-style High Current Connectors Elcon CROWN EDGE Card Edge-style High Current Connectors CROWN EDGE is a board-to-board power interconnect solution that uses Elcon high performance Crown contact technology configured to mate directly

More information

A.G.P. Pro Specification

A.G.P. Pro Specification A.G.P. Pro Specification Revision 1.0 Intel Corporation August 1998 A.G.P. Pro Specification Copyright Intel Corporation 1998 All rights reserved. This specification is provided AS IS with no warranties

More information

Skill Development Centre by AN ISO CERTIFIED COMPANY

Skill Development Centre by AN ISO CERTIFIED COMPANY Skill Development Centre by AN ISO CERTIFIED COMPANY Industrial Automation Training Embedded/ VLSI system design Electrical control panel Design Product Development Fiber optics Technician Electrician

More information

Application Specification

Application Specification 1 of 22 C Millipacs HM 5 & 8 Row Header & Shrouds Application Specification 2 of 22 C TABLE OF CONTENTS 1. PURPOSE... 4 2. SCOPE... 4 3. GENERAL... 4 3.1. Method of Specifying... 4 3.2. Workmanship...

More information

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V 1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC

More information

EasyCable CompactPCI Backplane

EasyCable CompactPCI Backplane Description The Elma Bustronic CompactPCI backplane series is designed to be fully compliant with PICMG standards. The EasyCable line features power nuts along the side of the backplane for easy and convenient

More information

Mar11 Rev A

Mar11 Rev A Product Specification 108-2055-1 09Mar11 Rev A Two, Three and Four Pair Z-PACK* HM-Zd Plus Connectors 1. SCOPE 1.1. Content This specification covers performance, tests and quality requirements for the

More information

ULTRA2 SCSI WHITE PAPER

ULTRA2 SCSI WHITE PAPER 1.0 The Advantages of Parallel SCSI 2.0 The Evolution of Parallel SCSI 3.0 Differential Signaling 4.0 Low-Voltage Differential (LVD) SCSI 5.0 Multi-Mode Devices 6.0 LVD Physical Configuation 7.0 Conclusion

More information

PCI-SIG ENGINEERING CHANGE NOTICE

PCI-SIG ENGINEERING CHANGE NOTICE PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Host Socket Recommendations DATE: Updated June 12, 2006 (Initial release April 10, 2006) AFFECTED DOCUMENT: PCI Express Mini Card, Half-Mini Card ECR (Content of

More information

AirMax VSe High Speed Backplane Connector System

AirMax VSe High Speed Backplane Connector System AirMax VSe High Speed Backplane Connector System July 2012 FCI Customer Presentation For External Use Where will AirMax VSe connectors be used & Why? More bandwidth density is being demanded from equipment

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

HSP051-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description

HSP051-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description Datasheet 4-line ESD protection for high speed lines Features I/O 1 I/O 2 GND 3 I/O 3 I/O 4 1 2 4 µqfn-10l package Functional schematic (top view) 10 9 8 7 5 6 Internal ly not connected GND Internal ly

More information

Tsi384 Board Design Guidelines

Tsi384 Board Design Guidelines Tsi384 Board Design Guidelines September 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009, Inc. GENERAL

More information

IDT PEB383 QFP Board Design Guidelines

IDT PEB383 QFP Board Design Guidelines IDT PEB383 QFP Board Design Guidelines February 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009 GENERAL

More information

Oct 16 Rev D

Oct 16 Rev D Next Generation ARINC 600 Connector Application Specification 114-13272 05 Oct 16 Rev D NOTE All numerical values are in metric units [with U.S. customary units in brackets]. Dimensions are in millimeters

More information

STRADA WHISPER. Backplane Connector DATA COMMUNICATIONS /// STRADA WHISPER BACKPLANE CONNECTOR

STRADA WHISPER. Backplane Connector DATA COMMUNICATIONS /// STRADA WHISPER BACKPLANE CONNECTOR STRADA WHISPER Backplane Connector INTRODUCING STRADA Whisper Backplane Connector Blinding Speeds The STRADA Whisper backplane family was designed with your end customer s need for high-performing, high-bandwidth

More information

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide

More information

zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT

zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT The zsfp+ interconnect is currently one of the fastest single-channel I/O connectors on the market today, transferring data at 28 Gbps with possible expansion

More information

EXTreme Guardian Power Connector System

EXTreme Guardian Power Connector System Exceed high-current and reliability requirements in topend server and high-power applications with Molex s compact,, providing EMI/RFI shielding, overmolding and discretewire options for design flexibility

More information

Multi-Drop LVDS with Virtex-E FPGAs

Multi-Drop LVDS with Virtex-E FPGAs Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes

More information

HCI Power Connector System

HCI Power Connector System 1 of 28 C Section TABLE OF CONTENTS page no. 1. OBJECTIVE... 1 2. SCOPE... 2 3. DRAWINGS AND APPLICABLE DOCUMENTS... 4 4. GENERAL CUSTOMER INFORMATION... 4 4.1 PRODUCT APPLICATION... 4 4.2 COMPATIBILITY...

More information

HSP061-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description

HSP061-4M10. 4-line ESD protection for high speed lines. Datasheet. Features. Applications. Description Datasheet 4-line ESD protection for high speed lines Features I/O I/O 2 GND 3 I/O 3 I/O 4 2 4 µqfn-0l package Functional schematic (top view) 0 9 8 7 5 6 Product status HSP06-4M0 Internal ly not connected

More information

PRELIMINARY APPLICATION SPECIFICATION

PRELIMINARY APPLICATION SPECIFICATION SEARAY BOARD TO BOARD INTERCONNECT SYSTEM 4970 / 466 SMT Plug Connector (shown with kapton pad for pick and place) 4971 / 467 SMT Receptacle Connector (shown with kapton pad for pick and place) SEARAY

More information

Design Guidelines for 100 Gbps - CFP2 Interface

Design Guidelines for 100 Gbps - CFP2 Interface 2014.01.16 AN-684 Subscribe This document shows an example layout design that implements a 4 x 25/28 Gbps CFP2 module interface that meets the insertion and return loss mask requirements proposed in the

More information

MULTIGIG RT 2, RT 2-R, and RT 3 Signal Connectors

MULTIGIG RT 2, RT 2-R, and RT 3 Signal Connectors MULTIGIG RT 2, RT 2-R, and RT 3 Signal Connectors Application Specification 114-163004 21 MAR 18 Rev A Abstract This specification covers the requirements for application of MULTIGIG RT 2, RT 2-R, and

More information

Introduction to High Current Card Edge Connectors

Introduction to High Current Card Edge Connectors Introduction to High Current Card Edge Connectors Product Facts Contacts on.100 [2.54] Centerlines Selective gold plating of contacts for high performance at low cost Flow solder applications Glass-filled

More information

28 GBPS PLUGGABLE I/O INTERCONNECT

28 GBPS PLUGGABLE I/O INTERCONNECT zsfp+ 28 GBPS PLUGGABLE I/O INTERCONNECT The zsfp+ interconnect is currently one of the fastest single-channel I/O connectors on the market today, transferring data at 28 Gbps with possible expansion to

More information

Use the Pad Designer to create padstacks for a number of typical pins, such as throughhole and surface-mount pads.

Use the Pad Designer to create padstacks for a number of typical pins, such as throughhole and surface-mount pads. 3 Lesson 3: Padstacks Learning Objectives In this lesson you will: Use the Pad Designer to create padstacks for a number of typical pins, such as throughhole and surface-mount pads. In this section you

More information

APPLICATION SPECIFICATION

APPLICATION SPECIFICATION 1 of 21 F 1.0 OBJECTIVE The objective of this specification is to provide information to assist with the application and use of MEG- Array High Speed Mezzanine BGA (Ball Grid Array) connectors system.

More information

Application Note AN-289

Application Note AN-289 BGA 256-pin Routing Application Note AN-289,QWURGXFWLRQ By Paul Snell and John Afonasiev IDT uses the 256 PBGA package for several of its products. Although creating an optimal layout with a PBGA package

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with

More information

Molex s family of high-speed Micro SAS Connectors featuring the Dual-stack Receptacle with Pin Cover

Molex s family of high-speed Micro SAS Connectors featuring the Dual-stack Receptacle with Pin Cover Design-enhanced Micro SAS connectors now include dual-drive stacked receptacles with an integrated ground plane and a protective pin cover for greater reliability in compact storage applications Molex

More information

Next Generation High Density SMT Solderless Edge Card Connector System

Next Generation High Density SMT Solderless Edge Card Connector System Next Generation High Density SMT Solderless Edge Card Connector System An Interplex Press-fit Product This Tech Bulletin provides an overview of evolving market requirements for interconnecting more compact

More information

RClamp3346P. Low Capacitance RClamp 6-Line ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics.

RClamp3346P. Low Capacitance RClamp 6-Line ESD Protection. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics. Low Capacitance RClamp 6-Line ESD Protection PROTECTION PRODUCTS Description The RClamp provides ESD protection for highspeed data interfaces. It features a high maximum ESD withstand voltage of ±17kV

More information

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting

More information

CompactPCI PowerConnector

CompactPCI PowerConnector CompactPCI PowerConnector Table of Contents 1 Introduction............................................................. 2 Product Features......................................................... 3 Performance

More information

MAXIMUM SOLUTIONS (2/14 -- PR606) Mill-Max Mfg. Corp. 190 Pine Hollow Road, Oyster Bay, NY Fax:

MAXIMUM SOLUTIONS (2/14 -- PR606) Mill-Max Mfg. Corp. 190 Pine Hollow Road, Oyster Bay, NY Fax: MAXIMUM SOLUTIONS Mill-Max Series 854 Single Row and 855 Double Row Pitch Surface Mount and Through-Hole Spring-Loaded Connectors and Mating Target Connectors Mill-Max has developed high density, (1,27

More information

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System MDI for 4x25G Copper and Fiber Optic IO Quadra (CFP4 proposal) Connector System Nov 7, 2011 Nathan Tracy, TE Connectivity Tom Palkert, Molex 4x25Gb/s MDI Potential Requirements Critical Needs: Excellent

More information

This application note is written for a reader that is familiar with Ethernet hardware design.

This application note is written for a reader that is familiar with Ethernet hardware design. AN 14.8 LAN8700/LAN8700I and LAN8187/LAN8187I Ethernet PHY Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview The LAN8700/LAN8700I and LAN8187/LAN8187I are highly-integrated devices designed for

More information

RClamp7528T. Ultra Low Capacitance TVS Array. PRELIMINARY Features. PROTECTION PRODUCTS - RailClamp Description. Mechanical Characteristics

RClamp7528T. Ultra Low Capacitance TVS Array. PRELIMINARY Features. PROTECTION PRODUCTS - RailClamp Description. Mechanical Characteristics - RailClamp Description RailClamp TVS arrays are ultra low capacitance ESD protection devices designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive

More information

Tsi381 Board Design Guidelines

Tsi381 Board Design Guidelines Tsi381 Board Design Guidelines September 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009, Inc. GENERAL

More information

HSP line ESD protection for high speed lines. Applications. Description. Features. µqfn 4 leads. Benefits. Complies with following standards

HSP line ESD protection for high speed lines. Applications. Description. Features. µqfn 4 leads. Benefits. Complies with following standards 2-line ESD protection for high speed lines Datasheet - production data Benefits High ESD robustness of the equipment Suitable for high density boards Complies with following standards MIL-STD 883G Method

More information

HSP051-4M10. 4-line ESD protection for high speed lines. Applications. Description. Features. Benefits. Complies with following standards

HSP051-4M10. 4-line ESD protection for high speed lines. Applications. Description. Features. Benefits. Complies with following standards 4-line ESD protection for high speed lines Datasheet production data Benefits High ESD protection level High integration Suitable for high density boards Figure 1. Functional schematic (top view) I/O 1

More information

AMP-HDI* Connectors. Solder Tail. Keying Hole Keying Hole. Vertical Pin Assembly. Figure 1

AMP-HDI* Connectors. Solder Tail. Keying Hole Keying Hole. Vertical Pin Assembly. Figure 1 AMP-HDI* Connectors Application Specification 114-9008 24 APR 12 NOTE i All numerical values are in metric units [with U.S. customary units in brackets]. Dimensions are in millimeters [and inches]. Unless

More information

zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe

zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe Application Specification 114-32023 02 MAR 12 NOTE i All numerical values are in metric units [with U.S. customary units in brackets]. Dimensions

More information

10/100 Application Note General PCB Design and Layout Guidelines AN111

10/100 Application Note General PCB Design and Layout Guidelines AN111 10/100 Application Note General PCB Design and Layout Guidelines AN111 Introduction This application note provides recommended guidelines in designing a product that complies with both EMI and ESD standards

More information

RClamp0522P RClamp0524P

RClamp0522P RClamp0524P PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive

More information

IP1001 LF DESIGN & LAYOUT GUIDELINES

IP1001 LF DESIGN & LAYOUT GUIDELINES Index 1 Purpose...2 2 Magnetic trace routing...2 3 Power Supply Plane & GND Plane...3 4 PHY interface...3 5 Trace routing & Placement...3 6 ESD protection...3 7 EMI Supression...3 1/7 April 17 2008. Ver:1.5

More information

2005 IBM Power and Cooling Technology Symposium. Advancements in Power Interconnect. Presenter: Don Wood Date: September 21, 2005

2005 IBM Power and Cooling Technology Symposium. Advancements in Power Interconnect. Presenter: Don Wood Date: September 21, 2005 2005 IBM Power and Cooling Technology Symposium Advancements in Power Interconnect Presenter: Don Wood Date: September 21, 2005 Overview This presentation examines the following power interconnect trends

More information

SSI Ethernet Midplane Design Guide

SSI Ethernet Midplane Design Guide SSI Ethernet Midplane Design Guide November 2010 Revision 1.0.2 SSI Ethernet Midplane Design Guide Disclaimer: THIS DRAFT DESIGN GUIDE IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY

More information

Keysight Technologies How to build a fixture for use with the Keysight Cover-Extend Technology. Application Note

Keysight Technologies How to build a fixture for use with the Keysight Cover-Extend Technology. Application Note Keysight Technologies How to build a fixture for use with the Keysight Cover-Extend Technology Application Note Introduction Cover-Extend Technology (CET) is Keysight s latest limited access solution for

More information

2688 WESTHILLS COURT, SIMI VALLEY, CA

2688 WESTHILLS COURT, SIMI VALLEY, CA NEW PRODUCT INTRODUCTION 2688 WESTHILLS COURT, SIMI VALLEY, CA 93065-2635 To: All Hirose Sales Personnel and Partners From: Hirose USA Marketing Dept. Subject: New Product Release for IT11 Series October

More information

Orcad Layout Plus Tutorial

Orcad Layout Plus Tutorial Orcad Layout Plus Tutorial Layout Plus is a circuit board layout tool that accepts a layout-compatible circuit netlist (ex. from Capture CIS) and generates an output layout files that suitable for PCB

More information