vhost-user-scsi: offloading virtio-scsi to userspace
|
|
- Shon Foster
- 6 years ago
- Views:
Transcription
1 vhost-ser-scsi: offloading virtio-scsi to serspace Felipe Franciosi (AHV Engineering, Ntanix) Jim Harris (SPDK Architect, Intel) 27 October 2017
2 Disclaimer This presentation and the accompanying oral commentary may inclde express and implied forward-looing statements, inclding bt not limited to statements concerning or bsiness plans and objectives, prodct featres and technology that are nder development or in process and capabilities of sch prodct featres and technology, or plans to introdce prodct featres in ftre releases, the implementation of or prodcts on additional hardware platforms, strategic partnerships that are in process, prodct performance, competitive position, indstry environment, and potential maret opportnities. These forwardlooing statements are not historical facts, and instead are based on or crrent expectations, estimates, opinions and beliefs. The accracy of sch forwardlooing statements depends pon ftre events, and involves riss, ncertainties and other factors beyond or control that may case these statements to be inaccrate and case or actal reslts, performance or achievements to differ materially and adversely from those anticipated or implied by sch statements, inclding, among others: failre to develop, or nexpected difficlties or delays in developing, new prodct featres or technology on a timely or cost-effective basis; delays in or lac of cstomer or maret acceptance of or new prodct featres or technology; the failre of or software to interoperate on different hardware platforms; failre to form, or delays in the formation of, new strategic partnerships and the possibility that we may not receive anticipated reslts from forming sch strategic partnerships; the introdction, or acceleration of adoption of, competing soltions, inclding pblic clod infrastrctre; a shift in indstry or competitive dynamics or cstomer demand; and other riss detailed in or Form 10-Q for the fiscal qarter ended April 30, 2017, filed with the Secrities and Exchange Commission. These forward- looing statements spea only as of the date of this presentation and, except as reqired by law, we assme no obligation to pdate forward- looing statements to reflect actal reslts or sbseqent events or circmstances. Any ftre prodct or roadmap information is intended to otline general prodct directions, and is not a commitment, promise or legal obligation for Ntanix to deliver any material, code, or fnctionality. This information shold not be sed when maing a prchasing decision. Frther, note that Ntanix has made no determination as to if separate fees will be charged for any ftre prodct enhancements or fnctionality which may ltimately be made available. Ntanix may, in its own discretion, choose to charge separate fees for the delivery of any prodct enhancements or fnctionality which are ltimately made available. Certain information contained in this presentation and the accompanying oral commentary may relate to or be based on stdies, pblications, srveys and other data obtained from third-party sorces and or own internal estimates and research. While we believe these third-party stdies, pblications, srveys and other data are reliable as of the date of this presentation, they have not independently verified, and we mae no representation as to the adeqacy, fairness, accracy, or completeness of any information obtained from third-party sorces. 2
3 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may mae changes to specifications and prodct descriptions at any time, withot notice. Designers mst not rely on the absence or characteristics of any featres or instrctions mared "reserved" or "ndefined." Intel reserves these for ftre definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from ftre changes to them. The information here is sbject to change withot notice. Do not finalize a design with this information. The prodcts described in this docment may contain design defects or errors nown as errata which may case the prodct to deviate from pblished specifications. Crrent characterized errata are available on reqest. Contact yor local Intel sales office or yor distribtor to obtain the latest specifications and before placing yor prodct order. All prodcts, compter systems, dates, and figres specified are preliminary based on crrent expectations, and are sbject to change withot notice. This docment contains information on prodcts in the design phase of development. Applies only to halogenated flame retardants and PVC in components. Prsant to JEP-709, halogens are below 1,000ppm bromine and 1,000ppm chlorine. The replacement of halogenated flame retardants and/or PVC may not be better for the environment. Intel and the Intel logo are trademars of Intel Corporation in the U.S. and other contries. *Other names and brands may be claimed as the property of others. Copyright 2016 Intel Corporation. All rights reserved. 3
4 State of the Art: Qem handles VQs VMs vhw Storage Worload virtio-scsi Storage Worload virtio-scsi 1 HW Linx (host) 4 Qem gest s req memory req req 4 4 main loop (device emlation) main loop (device emlation) vm.o 3 gest s memory req req req 5 5 Qem
5 Motivation Crrent design imposes certain limitations - A 1:1 mapping on VM to host process for handling VQs - Impossible to have a single process handling mltiple VMs - Impossible to efficiently poll on mltiple VMs - Non-trivial to virtalise a single NVMe to mltiple VMs from serspace Soltion - Create a mechanism to offload the datapath to a separate process - Precedence: vhost-ser-net 5
6 State of the Art: Qem handles VQs VMs vhw Storage Worload virtio-scsi Storage Worload virtio-scsi 1 HW Linx (host) 6 Qem gest s req memory req req 4 4 main loop (device emlation) main loop (device emlation) vm.o 3 gest s memory req req req 5 5 Qem
7 State of the Art: Qem handles VQs VMs vhw Storage Worload virtio-scsi Storage Worload virtio-scsi 1 HW Linx (host) 7 Qem gest s req memory req req 4 VUS APP VUS APP 4 IO Thread IO Thread vm.o 3 gest s memory req req req 5 5 Qem
8 State of the Art: Qem handles VQs VMs vhw Storage Worload virtio-scsi Storage Worload virtio-scsi 1 HW Linx (host) 8 Qem gest s req memory req req 4 VUS APP 4 IO Thread IO Thread vm.o 3 gest s memory req req req 5 5 Qem
9 Trade-offs Main benefit: better performance - Easier to implement MQ spport (with mltiple IO threads) - Easier to optimise for better batching - First pic p everything from all VQs (mltiple VMs) - Then sbmit it altogether to yor bacend - Simple to implement VQ polling for mltiple VMs 9 Drawbacs - When sing a single bacend process, secrity and stability - With separate processes, these are no different than today - LUN management is independent (Qem is not aware of LUNs anymore) - Featres generally available from Qem bloc layer are lost
10 Side-by-side: vhost-ser and vhost VM virtio-scsi VM virtio-scsi alloc vqs pci config alloc vqs pci config vhw vhw Linx (host) 10 Qem gest s memory VQ vm.o nix soc gpa ic irq VUS Linx (host) Qem gest s memory VQ irq ic vhost dev vm.o ioctl() vhost-scsi
11 Design/Implementation Highlights Small refactor of vhost-scsi (in Qem) - Original vhost-scsi split into: vhost-scsi-common and vhost-scsi - New vhost-ser-scsi introdced nder vhost-scsi-common Live Migration - Very straightforward, bt ended p dropped from merge - Tric: flsh the device on GET_VRING_BASE - Ftre wor: throttling vhost(-ser) devices for convergence 11 Key difference with vhost: nix msgs are async - ioctl() blocs ntil the ernel modle finished processing the command - On vhost-ser, se F_REPLY_ACK to wait for completion
12 Storage Performance Development Kit (SPDK) What is SPDK? Userspace polled-mode drivers, libraries and applications for storage, storage networing and storage virtalization Leverages DPDK for hgepage memory management and PCI device enmeration Started in 2013, open sorced in 2015 BSD licensed
13 Storage Performance Development Kit (SPDK) Storage Protocols NVMe-oF* Target NVMe iscsi Target vhost-ser-scsi Target SCSI vhost-ser-bl Target Bloc Device Layer (bdev) Storage Services NVMe PMD Logical Volmes Linx AIO Ceph RBD GPT virtio-scsi PMD libpmembl BlobFS Blobstore Released Q4 17 Polled Mode Drivers NVMe-oF * Initiator NVMe NVMe * PCIe virtio-scsi Intel QicData Technology
14 Basic Architectre Configre vhost-scsi controller /spd/vhost.0 vhost-scsi ctrlr Logical Core 0 Logical Core 1 JSON RPC creates SPDK constrcts for vhost device and bacing storage scsi dev scsi ln bdev creates controller-specific vhost domain socet nvme NVMe SSD
15 Basic Architectre Lanch VM VM /spd/vhost.0 Logical Core 0 Logical Core 1 QEMU connects to domain socet SPDK vhost-scsi ctrlr VQ VQ VQ scsi dev vhost-scsi bdev-nvme Assigns logical core Starts vhost-scsi Allocates NVMe qee pair Starts bdev-nvme scsi ln bdev nvme NVMe SSD QP
16 Basic Architectre Repeat for additional VMs s spread across available cores VM /spd/vhost.0 vhost-scsi ctrlr VQ VQ VQ scsi dev Logical Core 0 vhost-scsi bdev-nvme Logical Core 1 vhost-scsi bdev-nvme scsi ln bdev nvme vhost-scsi bdev-nvme vhost-scsi bdev-nvme NVMe SSD QP
17 Asynchronos Polling Poller exection VM /spd/vhost.0 Logical Core 0 Logical Core 1 Reactor on each core Iterates throgh s rond-robin vhost-scsi poll for new I/O reqests sbmit to NVMe SSD bdev-nvme poll for I/O completions complete to gest VM vhost-scsi ctrlr VQ VQ VQ scsi dev scsi ln bdev nvme NVMe SSD QP vhost-scsi bdev-nvme vhost-scsi bdev-nvme vhost-scsi bdev-nvme vhost-scsi bdev-nvme
18 Sharing SSDs in serspace Typically not 1:1 VM to local attached NVMe SSD otherwise jst se PCI direct assignment What abot SR-IOV? SR-IOV SSDs not prevalent yet precldes featres sch as snapshots What abot LVM? LVM depends on Linx ernel bloc layer and storage drivers (i.e. nvme) SPDK wants to se serspace polled mode drivers SPDK Blobstore and Logical Volmes!
19 Blobstore Design Design Goals Minimalistic for targeted storage se cases lie Logical Volmes and RocsDB Deliver only the basics to enable another class of application Design for fast storage media
20 Blobstore Design High Level Application interacts with chns of data called blobs Mtable array of pages of data, accessible via ID Asynchronos No blocing, qeing or waiting Flly parallel No locs in IO path Atomic metadata operations Depends on SSD atomicity (i.e. NVMe) 1+ 4KB metadata pages per blob
21 Logical Volmes Blobstore pls: UUID xattr for lvolstore, lvols Friendly names lvol name niqe within lvolstore lvolstore name niqe within application Ftre snapshots (reqires blobstore spport) bdev lvol... lvolstore blobstore bdev nvme NVMe SSD bdev lvol
22 SPDK vhost Performance - Configration 2x Intel Xeon Platinm 8180 (28 cores each) VMs: 46 cores vhost: 10 cores 23x Intel P4800x Optane SSD SPDK lvolstore/lvm lvgrop per SSD 46 VMs 1, 2GB DRAM, 100GB logical volme 2 VMs per lvolstore/lvgrop
23 SPDK vhost Performance IO/s (in millions) QD=1 Latency (in s) Linx SPDK 0 Linx QEMU SPDK System Configration: 2S Intel Xeon Platinm 8180: 28C, E5-2699v3: 18C, 2.5GHz (HT off), Intel Trbo Boost Technology enabled, 12x16GB DDR MT/s, 1 DIMM per channel, Ubnt * Server LTS, 4.11 ernel, 23x Intel P4800x Optane SSD 375GB, 1 SPDK lvolstore or LVM lvgrop per SSD, SPDK commit ID c5d8b108f22ab, 46 VMs (CentOS 3.10, 1, 2GB DRAM, 100GB logical volme), vhost dedicated to 10 cores As measred by: fio Direct=Yes, 4KB random read I/O, Ramp Time=30s, Rn Time=180s, Norandommap=1, I/O Engine = libaio, Nmjobs=1 Legend: Linx: Kernel vhost-scsi QEMU: virtio-bl dataplane SPDK: Userspace vhost-scsi
24 Ftre vhost-ser-bl Live Migration Logical Volme snapshots
25 SPDK Commnity Home Page : Githb : Trello : GerritHb : IRC : we re on #spd
26 Than yo! Qestions?
Jim Harris Principal Software Engineer Intel Data Center Group
Jim Harris Principal Software Engineer Intel Data Center Group Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
More informationAccelerating NVMe-oF* for VMs with the Storage Performance Development Kit
Accelerating NVMe-oF* for VMs with the Storage Performance Development Kit Jim Harris Principal Software Engineer Intel Data Center Group Santa Clara, CA August 2017 1 Notices and Disclaimers Intel technologies
More informationDPDK s Best Kept Secret: Micro-benchmarks. M Jay DPDK Summit - San Jose 2017
DPDK s Best Kept Secret: Micro-benchmarks M Jay Mthrajan.Jayakmar@intel.com DPDK Smmit - San Jose 2017 Legal Information Optimization Notice: Intel s compilers may or may not optimize to the same degree
More informationAccelerate block service built on Ceph via SPDK Ziye Yang Intel
Accelerate block service built on Ceph via SPDK Ziye Yang Intel 1 Agenda SPDK Introduction Accelerate block service built on Ceph SPDK support in Ceph bluestore Summary 2 Agenda SPDK Introduction Accelerate
More informationZiye Yang. NPG, DCG, Intel
Ziye Yang NPG, DCG, Intel Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 2 Agenda What is SPDK? Accelerated NVMe-oF via SPDK Conclusion 3 Storage Performance Development Kit Scalable and
More informationAccelerating NVMe I/Os in Virtual Machine via SPDK vhost* Solution Ziye Yang, Changpeng Liu Senior software Engineer Intel
Accelerating NVMe I/Os in Virtual Machine via SPDK vhost* Solution Ziye Yang, Changpeng Liu Senior software Engineer Intel @optimistyzy Notices & Disclaimers Intel technologies features and benefits depend
More informationJim Harris. Principal Software Engineer. Intel Data Center Group
Jim Harris Principal Software Engineer Intel Data Center Group Notices & Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or
More informationJim Harris. Principal Software Engineer. Data Center Group
Jim Harris Principal Software Engineer Data Center Group Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service
More informationEMC ViPR. User Guide. Version
EMC ViPR Version 1.1.0 User Gide 302-000-481 01 Copyright 2013-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished Febrary, 2014 EMC believes the information in this pblication is accrate
More informationChangpeng Liu, Cloud Software Engineer. Piotr Pelpliński, Cloud Software Engineer
Changpeng Liu, Cloud Software Engineer Piotr Pelpliński, Cloud Software Engineer Introduction to VirtIO and Vhost SPDK Vhost Architecture Use cases for vhost Benchmarks Next steps QEMU VIRTIO Vhost (KERNEL)
More informationSPDK Blobstore: A Look Inside the NVM Optimized Allocator
SPDK Blobstore: A Look Inside the NVM Optimized Allocator Paul Luse, Principal Engineer, Intel Vishal Verma, Performance Engineer, Intel 1 Outline Storage Performance Development Kit What, Why, How? Blobstore
More informationEMC AppSync. User Guide. Version REV 01
EMC AppSync Version 1.5.0 User Gide 300-999-948 REV 01 Copyright 2012-2013 EMC Corporation. All rights reserved. Pblished in USA. EMC believes the information in this pblication is accrate as of its pblication
More informationRequirements Engineering. Objectives. System requirements. Types of requirements. FAQS about requirements. Requirements problems
Reqirements Engineering Objectives An introdction to reqirements Gerald Kotonya and Ian Sommerville To introdce the notion of system reqirements and the reqirements process. To explain how reqirements
More informationMembership Library in DPDK Sameh Gobriel & Charlie Tai - Intel DPDK US Summit - San Jose
Membership Library in DPDK 17.11 Sameh Gobriel & Charlie Tai - Intel DPDK US Smmit - San Jose - 2017 Contribtors Yipeng Wang yipeng1.wang@intel.com Ren Wang ren.wang@intel.com John Mcnamara john.mcnamara@intel.com
More informationIntel Cache Acceleration Software for Windows* Workstation
Intel Cache Acceleration Software for Windows* Workstation Release 3.1 Release Notes July 8, 2016 Revision 1.3 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationChangpeng Liu. Senior Storage Software Engineer. Intel Data Center Group
Changpeng Liu Senior Storage Software Engineer Intel Data Center Group Legal Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware,
More informationEMC VNX Series. Problem Resolution Roadmap for VNX with ESRS for VNX and Connect Home. Version VNX1, VNX2 P/N REV. 03
EMC VNX Series Version VNX1, VNX2 Problem Resoltion Roadmap for VNX with ESRS for VNX and Connect Home P/N 300-014-335 REV. 03 Copyright 2012-2014 EMC Corporation. All rights reserved. Pblished in USA.
More informationEMC M&R (Watch4net ) Installation and Configuration Guide. Version 6.4 P/N REV 02
EMC M&R (Watch4net ) Version 6.4 Installation and Configration Gide P/N 302-001-045 REV 02 Copyright 2012-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished September, 2014 EMC believes
More informationLED Manager for Intel NUC
LED Manager for Intel NUC User Guide Version 1.0.0 March 14, 2018 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO
More informationIllumina LIMS. Software Guide. For Research Use Only. Not for use in diagnostic procedures. Document # June 2017 ILLUMINA PROPRIETARY
Illmina LIMS Software Gide Jne 2017 ILLUMINA PROPRIETARY This docment and its contents are proprietary to Illmina, Inc. and its affiliates ("Illmina"), and are intended solely for the contractal se of
More informationEnhanced Memory Management
Enhanced Memory Management DPDK Smmit - San Jose 2017 #DPDKSmmit Challenges The world is changing Adapt to varying application reqirements Performance, Secrity, Footprint, Robstness? Native, Containers,
More informationWhat s New in AppSense Management Suite Version 7.0?
What s New in AMS V7.0 What s New in AppSense Management Site Version 7.0? AppSense Management Site Version 7.0 is the latest version of the AppSense prodct range and comprises three prodct components,
More informationTHE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF
14th ANNUAL WORKSHOP 2018 THE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF Paul Luse Intel Corporation Apr 2018 AGENDA Storage Performance Development Kit What is SPDK? The SPDK Community Why are so
More informationBen Walker Data Center Group Intel Corporation
Ben Walker Data Center Group Intel Corporation Notices and Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation.
More informationIntel Desktop Board DZ68DB
Intel Desktop Board DZ68DB Specification Update April 2011 Part Number: G31558-001 The Intel Desktop Board DZ68DB may contain design defects or errors known as errata, which may cause the product to deviate
More informationIsilon InsightIQ. Version 2.5. User Guide
Isilon InsightIQ Version 2.5 User Gide Pblished March, 2014 Copyright 2010-2014 EMC Corporation. All rights reserved. EMC believes the information in this pblication is accrate as of its pblication date.
More informationDIVAR IP U. Video DIVAR IP U.
Video DIVAR IP 7000 3U DIVAR IP 7000 3U www.boschsecrity.com RAID-5 protected (standard configration), all-in-one video management soltion for p to 128 channels Ot-of-the-box IP video management soltion
More informationSample for OpenCL* and DirectX* Video Acceleration Surface Sharing
Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing User s Guide Intel SDK for OpenCL* Applications Sample Documentation Copyright 2010 2013 Intel Corporation All Rights Reserved Document
More informationDIVAR IP U. Video DIVAR IP U.
Video DIVAR IP 7000 2U DIVAR IP 7000 2U www.boschsecrity.com RAID-5 protected (standard configration), all-in-one video management soltion for p to 128 channels Ot-of-the-box IP video management soltion
More informationStorage Performance Development Kit (SPDK) Daniel Verkamp, Software Engineer
Storage Performance Development Kit (SPDK) Daniel Verkamp, Software Engineer Agenda Threading model discussion SPDK Environment Layer SPDK Application Framework SPDK Blockdev Layer SPDK Example Apps 2
More informationTheory and Practice of the Low-Power SATA Spec DevSleep
Theory and Practice of the Low-Power SATA Spec DevSleep Steven Wells Principal Engineer NVM Solutions Group, Intel August 2013 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationIntel s Architecture for NFV
Intel s Architecture for NFV Evolution from specialized technology to mainstream programming Net Futures 2015 Network applications Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationIntel vpro Technology Virtual Seminar 2010
Intel Software Network Connecting Developers. Building Community. Intel vpro Technology Virtual Seminar 2010 Getting to know Intel Active Management Technology 6.0 Fast and Free Software Assessment Tools
More informationIntel & Lustre: LUG Micah Bhakti
Intel & Lustre: LUG 2018 Micah Bhakti Exciting Information from Lawyers All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product
More informationSPDK China Summit Ziye Yang. Senior Software Engineer. Network Platforms Group, Intel Corporation
SPDK China Summit 2018 Ziye Yang Senior Software Engineer Network Platforms Group, Intel Corporation Agenda SPDK programming framework Accelerated NVMe-oF via SPDK Conclusion 2 Agenda SPDK programming
More informationDIVAR IP U. Video DIVAR IP U.
Video DIVAR IP 6000 2U DIVAR IP 6000 2U RAID-5 protected (standard configration), all-in-one recording soltion for p to 128 channels Pre-installed, pre-configred IP storage soltion with p to 32 TB storage
More informationDIVAR IP U. Video DIVAR IP U.
Video DIVAR IP 6000 3U DIVAR IP 6000 3U www.boschsecrity.com RAID-5 protected (standard configration), all-in-one recording soltion for p to 128 channels Pre-installed, pre-configred IP storage soltion
More informationTAKING THE PULSE OF ICT IN HEALTHCARE
ICT TODAY THE OFFICIAL TRADE JOURNAL OF BICSI Janary/Febrary 2016 Volme 37, Nmber 1 TAKING THE PULSE OF ICT IN HEALTHCARE + PLUS + High-Power PoE + Using HDBaseT in AV Design for Schools + Focs on Wireless
More informationComputer User s Guide 4.0
Compter User s Gide 4.0 2001 Glenn A. Miller, All rights reserved 2 The SASSI Compter User s Gide 4.0 Table of Contents Chapter 1 Introdction...3 Chapter 2 Installation and Start Up...5 System Reqirements
More informationDPDK on Microsoft Azure
DPDK on Microsoft Azre Daniel Firestone Madhan Sivakmar DPDK Smmit - San Jose 2017 #DPDKSmmit Agenda Microsoft Azre The need for DPDK in the Clod NFV Accelerated Networking in Azre Enhancements to DPDK
More informationStandard. 8029HEPTA DataCenter. Because every fraction of a second counts. network synchronization requiring minimum space. hopf Elektronik GmbH
8029HEPTA DataCenter Standard Becase every fraction of a second conts network synchronization reqiring minimm space hopf Elektronik GmbH Nottebohmstraße 41 58511 Lüdenscheid Germany Phone: +49 (0)2351
More informationHow to Create a.cibd File from Mentor Xpedition for HLDRC
How to Create a.cibd File from Mentor Xpedition for HLDRC White Paper May 2015 Document Number: 052889-1.0 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationTdb: A Source-level Debugger for Dynamically Translated Programs
Tdb: A Sorce-level Debgger for Dynamically Translated Programs Naveen Kmar, Brce R. Childers, and Mary Lo Soffa Department of Compter Science University of Pittsbrgh Pittsbrgh, Pennsylvania 15260 {naveen,
More informationINTEL PERCEPTUAL COMPUTING SDK. How To Use the Privacy Notification Tool
INTEL PERCEPTUAL COMPUTING SDK How To Use the Privacy Notification Tool LEGAL DISCLAIMER THIS DOCUMENT CONTAINS INFORMATION ON PRODUCTS IN THE DESIGN PHASE OF DEVELOPMENT. INFORMATION IN THIS DOCUMENT
More informationChangpeng Liu. Cloud Storage Software Engineer. Intel Data Center Group
Changpeng Liu Cloud Storage Software Engineer Intel Data Center Group Notices & Disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software
More informationLecture 13: Exceptions and Interrupts
18 447 Lectre 13: Eceptions and Interrpts S 10 L13 1 James C. Hoe Dept of ECE, CU arch 1, 2010 Annoncements: Handots: Spring break is almost here Check grades on Blackboard idterm 1 graded Handot #9: Lab
More informationLocal Run Manager. Software Reference Guide for MiSeqDx
Local Rn Manager Software Reference Gide for MiSeqDx Local Rn Manager Overview 3 Dashboard Overview 4 Administrative Settings and Tasks 7 Workflow Overview 12 Technical Assistance 17 Docment # 1000000011880
More informationCS 153 Design of Operating Systems
CS 153 Design of Operating Systems Spring 18 Lectre 3: OS model and Architectral Spport Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time/today
More informationDoctor Web. All rights reserved
Enterprise Site 2004-2009 Doctor Web. All rights reserved This docment is the property of Doctor Web. No part of this docment may be reprodced, pblished or transmitted in any form or by any means for any
More informationIntel 848P Chipset. Specification Update. Intel 82848P Memory Controller Hub (MCH) August 2003
Intel 848P Chipset Specification Update Intel 82848P Memory Controller Hub (MCH) August 2003 Notice: The Intel 82848P MCH may contain design defects or errors known as errata which may cause the product
More informationIntel Atom Processor E3800 Product Family Development Kit Based on Intel Intelligent System Extended (ISX) Form Factor Reference Design
Intel Atom Processor E3800 Product Family Development Kit Based on Intel Intelligent System Extended (ISX) Form Factor Reference Design Quick Start Guide March 2014 Document Number: 330217-002 Legal Lines
More informationIntel Solid State Drive NVMe* Windows* driver for the Intel Optane TM SSD 900P Series
Intel Solid State Drive NVMe* Windows* driver for the Intel Optane TM SSD 900P Series Software 2.0.0.1024 Number: 331995-006US Intel may make changes to specifications and product descriptions at any time,
More informationEvolving Small Cells. Udayan Mukherjee Senior Principal Engineer and Director (Wireless Infrastructure)
Evolving Small Cells Udayan Mukherjee Senior Principal Engineer and Director (Wireless Infrastructure) Intelligent Heterogeneous Network Optimum User Experience Fibre-optic Connected Macro Base stations
More informationIMPLEMENTATION OF OBJECT ORIENTED APPROACH TO MODIFIED ANT ALGORITHM FOR TASK SCHEDULING IN GRID COMPUTING
International Jornal of Modern Engineering Research (IJMER) www.imer.com Vol.1, Isse1, pp-134-139 ISSN: 2249-6645 IMPLEMENTATION OF OBJECT ORIENTED APPROACH TO MODIFIED ANT ALGORITHM FOR TASK SCHEDULING
More informationInstallation Guide and Release Notes
Installation Guide and Release Notes Document number: 321604-001US 19 October 2009 Table of Contents 1 Introduction... 1 1.1 Product Contents... 1 1.2 System Requirements... 2 1.3 Documentation... 3 1.4
More informationIntel Parallel Studio XE 2015 Composer Edition for Linux* Installation Guide and Release Notes
Intel Parallel Studio XE 2015 Composer Edition for Linux* Installation Guide and Release Notes 23 October 2014 Table of Contents 1 Introduction... 1 1.1 Product Contents... 2 1.2 Intel Debugger (IDB) is
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Lectre 2: Historical Perspective Instrctor: Chengy Song Slide contribtions from Nael Ab-Ghazaleh, Harsha Madhyvasta and Zhiyn Qian Last time What is an OS?
More informationThe Intel Processor Diagnostic Tool Release Notes
The Intel Processor Diagnostic Tool Release Notes Page 1 of 7 LEGAL INFORMATION INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
More informationRe-Architecting Cloud Storage with Intel 3D XPoint Technology and Intel 3D NAND SSDs
Re-Architecting Cloud Storage with Intel 3D XPoint Technology and Intel 3D NAND SSDs Jack Zhang yuan.zhang@intel.com, Cloud & Enterprise Storage Architect Santa Clara, CA 1 Agenda Memory Storage Hierarchy
More informationEMC NetWorker Module for SAP
EMC NetWorker Modle for SAP Version 8.2 Installation Gide P/N 302-000-390 REV 02 Copyright 2009-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished Agst, 2014 EMC believes the information
More informationKVM as The NFV Hypervisor
KVM as The NFV Hypervisor Jun Nakajima Contributors: Mesut Ergin, Yunhong Jiang, Krishna Murthy, James Tsai, Wei Wang, Huawei Xie, Yang Zhang 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED
More informationL EGAL NOTICES. ScanSoft, Inc. 9 Centennial Drive Peabody, MA 01960, United States of America
L EGAL NOTICES Copyright 2002 by ScanSoft, Inc. All rights reserved. No part of this pblication may be transmitted, transcribed, reprodced, stored in any retrieval system or translated into any langage
More informationVirtuOS: an operating system with kernel virtualization
VirtOS: an operating system with kernel virtalization Rslan Nikolaev, Godmar Back SOSP '13 Proceedings of the Twenty-Forth ACM Symposim on Oper ating Systems Principles 이영석, 신현호, 박재완 Index Motivation Design
More informationBIS - Basic package V4.3
Engineered Soltions BIS - Basic package V4.3 BIS - Basic package V4.3 www.boschsecrity.com Integration of Bosch and third party systems throgh deployment of OPC All relevant information in one ser interface
More informationHow to Create a.cibd/.cce File from Mentor Xpedition for HLDRC
How to Create a.cibd/.cce File from Mentor Xpedition for HLDRC White Paper August 2017 Document Number: 052889-1.2 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
More informationOpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing
OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing Intel SDK for OpenCL* Applications Sample Documentation Copyright 2010 2012 Intel Corporation All Rights Reserved Document Number: 327281-001US
More informationBIS - Basic Package V4.4
Engineered Soltions BIS - Basic Package V4.4 BIS - Basic Package V4.4 www.boschsecrity.com Integration of Bosch and third party systems via open interfaces and SDK All relevant information in one ser interface
More informationDevice Firmware Update (DFU) for Windows
Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY
More informationDesign of Vhost-pci - designing a new virtio device for inter-vm communication
Design of Vhost-pci - designing a new virtio device for inter-vm communication Wei Wang wei.w.wang@intel.com Contributors: Jun Nakajima, Mesut Ergin, James Tsai, Guangrong Xiao, Mallesh Koujalagi, Huawei
More informationIntroduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI
Introduction to Intel Boot Loader Development Kit (Intel BLDK) Intel SSG/SSD/UEFI Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
More informationBIS - Basic Package V4.6
Engineered Soltions BIS - Basic Package V4.6 BIS - Basic Package V4.6 www.boschsecrity.com The Bilding Integration System (BIS) BIS is a flexible, scalable secrity and safety management system that can
More informationIntel Desktop Board DP55SB
Intel Desktop Board DP55SB Specification Update July 2010 Order Number: E81107-003US The Intel Desktop Board DP55SB may contain design defects or errors known as errata, which may cause the product to
More informationIEEE1588 Frequently Asked Questions (FAQs)
IEEE1588 Frequently Asked Questions (FAQs) LAN Access Division December 2011 Revision 1.0 Legal INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
More informationCS 153 Design of Operating Systems Spring 18
CS 153 Design of Operating Systems Spring 18 Midterm Review Midterm in class on Friday (May 4) Covers material from arch spport to deadlock Based pon lectre material and modles of the book indicated on
More informationIntel Desktop Board D945GCCR
Intel Desktop Board D945GCCR Specification Update January 2008 Order Number: D87098-003 The Intel Desktop Board D945GCCR may contain design defects or errors known as errata, which may cause the product
More informationSecure Biometric-Based Authentication for Cloud Computing
Secre Biometric-Based Athentication for Clod Compting Kok-Seng Wong * and Myng Ho Kim School of Compter Science and Engineering, Soongsil University, Sangdo-Dong Dongjak-G, 156-743 Seol Korea {kswong,kmh}@ss.ac.kr
More informationIntel Desktop Board D945GCLF
Intel Desktop Board D945GCLF Specification Update July 2010 Order Number: E47517-008US The Intel Desktop Board D945GCLF may contain design defects or errors known as errata, which may cause the product
More informationIntel Desktop Board D975XBX2
Intel Desktop Board D975XBX2 Specification Update July 2008 Order Number: D74278-003US The Intel Desktop Board D975XBX2 may contain design defects or errors known as errata, which may cause the product
More informationUSER S GUIDE: SPRINT RELAY CUSTOMER PROFILE
USER S GUIDE: SPRINT RELAY CUSTOMER PROFILE www.mysprintrelay.com/login n Log-in Go to www.mysprintrelay.com/login. If yo don t have a sername or password, click the gray men btton Cstomer New Profile/Call
More informationImplementation and Testing of Soft Patch Panel. Yasufumi Ogawa (NTT) Tetsuro Nakamura (NTT) DPDK Summit - San Jose 2017
Implementation and Testing of Soft Patch Panel Yasfmi Ogawa (NTT) Tetsro Nakamra (NTT) DPDK Smmit - San Jose 2017 Agenda Motivation SPP (Soft Patch Panel) Design and Network Configration Implementation
More informationIntel Open Network Platform Release 2.0 Hardware and Software Specifications Application Note. SDN/NFV Solutions with Intel Open Network Platform
Intel Open Network Platform Release 2.0 Hardware and Software Specifications Application Note SDN/NFV Solutions with Intel Open Network Platform Document Revision 1.1 April 2016 Revision History Date Revision
More informationIntel Virtualization Technology Roadmap and VT-d Support in Xen
Intel Virtualization Technology Roadmap and VT-d Support in Xen Jun Nakajima Intel Open Source Technology Center Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.
More informationDrive Recovery Panel
Drive Recovery Panel Don Verner Senior Application Engineer David Blunden Channel Application Engineering Mgr. Intel Corporation 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More information2013 Intel Corporation
2013 Intel Corporation Intel Open Source Graphics Programmer s Reference Manual (PRM) for the 2013 Intel Core Processor Family, including Intel HD Graphics, Intel Iris Graphics and Intel Iris Pro Graphics
More informationEMC ViPR. Controller REST API Developer Guide. Version
EMC ViPR Version 1.1.0 Controller REST API Developer Gide 302-000-496 01 Copyright 2013-2014 EMC Corporation. All rights reserved. Pblished in USA. Pblished Febrary, 2014 EMC believes the information in
More informationIntel Desktop Board D946GZAB
Intel Desktop Board D946GZAB Specification Update Release Date: November 2007 Order Number: D65909-002US The Intel Desktop Board D946GZAB may contain design defects or errors known as errata, which may
More informationTRUSTED WIRELESS HEALTH A New Approach to Medical Grade Wireless
By Mitchell Ross TRUSTED WIRELESS HEALTH A New Approach to Medical Grade Wireless Several crrent trends give case to rethink the design of wireless systems in medical bildings. Increasingly, patients are
More informationInstallation Guide and Release Notes
Intel C++ Studio XE 2013 for Windows* Installation Guide and Release Notes Document number: 323805-003US 26 June 2013 Table of Contents 1 Introduction... 1 1.1 What s New... 2 1.1.1 Changes since Intel
More informationMaximize Performance and Scalability of RADIOSS* Structural Analysis Software on Intel Xeon Processor E7 v2 Family-Based Platforms
Maximize Performance and Scalability of RADIOSS* Structural Analysis Software on Family-Based Platforms Executive Summary Complex simulations of structural and systems performance, such as car crash simulations,
More informationIntel Desktop Board D945GCLF2
Intel Desktop Board D945GCLF2 Specification Update July 2010 Order Number: E54886-006US The Intel Desktop Board D945GCLF2 may contain design defects or errors known as errata, which may cause the product
More informationIntel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics
Intel Open Source HD Graphics, Intel Iris Graphics, and Intel Iris Pro Graphics Programmer's Reference Manual For the 2015-2016 Intel Core Processors, Celeron Processors, and Pentium Processors based on
More informationData Plane Development Kit
Data Plane Development Kit Quality of Service (QoS) Cristian Dumitrescu SW Architect - Intel Apr 21, 2015 1 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.
More informationSmall File I/O Performance in Lustre. Mikhail Pershin, Joe Gmitter Intel HPDD April 2018
Small File I/O Performance in Lustre Mikhail Pershin, Joe Gmitter Intel HPDD April 2018 Overview Small File I/O Concerns Data on MDT (DoM) Feature Overview DoM Use Cases DoM Performance Results Small File
More informationThe Transition to PCI Express* for Client SSDs
The Transition to PCI Express* for Client SSDs Amber Huffman Senior Principal Engineer Intel Santa Clara, CA 1 *Other names and brands may be claimed as the property of others. Legal Notices and Disclaimers
More informationLocal Run Manager Generate FASTQ Analysis Module
Local Rn Manager Generate FASTQ Analysis Modle Workflow Gide For Research Use Only. Not for se in diagnostic procedres. Overview 3 Set Parameters 3 Analysis Methods 5 View Analysis Reslts 5 Analysis Report
More informationIntel vpro Technology Virtual Seminar 2010
Intel Software Network Connecting Developers. Building Community. Intel vpro Technology Virtual Seminar 2010 Getting to know Intel Active Management Technology 6.0 Intel Active Management Technology (AMT)
More informationIntel Cache Acceleration Software - Workstation
Intel Cache Acceleration Software - Workstation Version 2.7.0 Order Number: x-009 Contents INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
More informationIntel Open Source HD Graphics Programmers' Reference Manual (PRM)
Intel Open Source HD Graphics Programmers' Reference Manual (PRM) Volume 13: Memory-mapped Input/Output (MMIO) For the 2014-2015 Intel Atom Processors, Celeron Processors and Pentium Processors based on
More informationRe- I m a g i n i n g D a t a C e n t e r S t o r a g e a n d M e m o r y
Intel Innovations Re- I m a g i n i n g D a t a C e n t e r S t o r a g e a n d M e m o r y March 2018 Greg Matson, Director of SSD Strategic Planning and Product Marketing Legal Disclaimer Intel may make
More informationPARDISO - PARallel DIrect SOlver to solve SLAE on shared memory architectures
PARDISO - PARallel DIrect SOlver to solve SLAE on shared memory architectures Solovev S. A, Pudov S.G sergey.a.solovev@intel.com, sergey.g.pudov@intel.com Intel Xeon, Intel Core 2 Duo are trademarks of
More information