High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline

Size: px
Start display at page:

Download "High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline"

Transcription

1 High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan Susumu Hatano Elpida Memory Inc., Kanagawa, Japan Takeshi Wada Hitachi Ltd., Tokyo, Japan HITACHI, ELPIDA MEMORY Outline Requirements of server memory system Background of high-speed interconnect Mechanism of XTL Design of evaluation system 0.5-µm process TEST chip ( hysteresis receiver) 8 modules mountable PCB w/ folding coupler XTL Experimental result Conclusion 2

2 Requirements of server memory system Memory system for high-performance workstation and server High band width 200 Large capacity Low latency access 600 Low power 400 High availability 200 Cost 0 Freq [MHz] Year CPU DRAM Target DDR- XTL 3 Background of high-speed interconnect Bus cheaper than point-to-point Low pin count and small real estate owing to sharing signal However, hard to manage trade-off speed-up and noise ISI (Inter Symbol Interference) limits speed-up Multi- reflections between branch points Important impedance flatness Information in a transition of datum Rising: L H, Falling: H L No change: Stable datum (L L/H H) R x.2 R R D0 D D2 LSI LSI LSI 4 information information Multi-reflection noise on bus 2

3 5 Features of XTL Many modules mountable a bus: 4 to 8 DIMM (conventionally 2 4) High speed operation: > 500Mbps Very small reflection noise ( lesser ISI ) Signal transmitter: Directional coupler formed in PCB Small impedance violation Transition data capture (NRZ RZ ) Hot Swappable DC Isolation (signal) C-MOS technology Push-pull driver (same as conventional SSTL driver) Hysteresis receiver Low cost PCB ( 2 signal layers ) NRZ coupler RZ Mechanism of XTL (WRITE mode) No branch on a mainline:impedance flat of the mainline Drive NRZ signal from Memory Controller Transform to RZ signal at coupler and Demodulate by hysteresis MC receiver Driver No brunch NRZ Rtt Flat impedance and small reflection RZ DRAM 6 demodulation NRZ Hysteresis receiver Directional coupler 3

4 Mechanism of XTL (READ mode) READ mode Opposite direction, but the same mechanism as WRITE mode DC isolation Driver No brunch Flat impedance and small reflection MC Hysteresis receiver DRAM 7 Design of XTL evaluation system Evaluate XTL performance for DRAM memory bus 0.5-µm DRAM process chip (HS-TEG) I/O circuits Driver: Impedance and slew-rate controllable Receiver: Controllable hysteresis Vernier timing controller PCB (Motherboard and DIMM) 8 modules mountable motherboard 2 layers for folding coupler ( total 8 layers stacking) Low cost using conventional technology Line width and spacing = 00 / 00 µ m [4 mil] 8 4

5 Receiver design Demodulate from RZ signal to NRZ High-speed operational receiver Receiver consists 2 controllable-offset comparators + RS-FF Hysteresis offset:± 50, ± 00, ± 50 mv Input waveform (RZ signal) Vthp Vout Vthn Output waveform (NRZ signal) IN Vref HST 3 RST S OUT IN Vref Vthn Vthp Vin R OUT (a) Hysteresis receiver circuit 9 HST (b) Controllable offset comparator Folding Coupler Low cost low noise folding line structure Reduce layers High density Avoid noise from adjacent signals Parameters Coupler 40 mm [.57'] length line Zo ( mainline ) = 75 Ω Coupling coeff. 25 % L/S = 00/00 µ m [4mil] Sub-coupling To chip A Vtt Vtt Signal from 2 To Rtt 3 controller To chip B Mainline 0 XTL coupler layout on a PCB layer 5

6 HS-TEG test chip Features: XTL interface test chip: 0.5-µ m process 54-ball CSP (Chips Scale Package) No DRAM cell '// RWKHUÀ IXQF YHUQLHU '4ÃSRUW ';ÃSRUW Figure 6. DIE photo of HS-TEG chip Evaluation PCB 8 modules mountable 4 bytes bus width Low cost PCB using conventional technology L/S = 00/00 µ m [4 mil] 2 Signal layers (total 8 layers) C ontroller (down side) Mother Board XTL wiring area DIMMs PC interface 2 Figure 7. Test board; a mother board and mounted 8 modules;all modules mounted 4 HS-TEG chips. 6

7 Layout of XTL signals 240-pin SMD DIMM socket Directional coupler Termination resister 3 Experimental results () Impedance measured when,4 and 8 DIMMs loaded Impedance variation [ohm] of mainline < ± 6 Ω ISI effect minimal TDR waveform [V] [ohm] Round trip flight time 7 [ns] DIMMx DIMMx4 DIMMx8 TDR : Time Domain Reflectometry) 4 0. HS-TEG capacitive reflection TIME [ns] TDR waveform; drive pulse applied to the ball of the HS-TEG of the mainline 7

8 Experimental results (2) XTL Signaling Drive falling time : ps [20-80%] XTL signal: mv (@ 8 th module) Coupling ration: Kb 24 % ( = XTL signal / Drive pulse) Drive pulse of the mainline 500 mv (a) HS-TEG point (b) Termination point XTL signal 00 mv ns (c) st (d) 4th (e) 8th 5 Drive pulse and XTL signal Experimental results (3) Eye diagram of XTL signaling (write mode) 400 Mbps 200 mv 2 ns 200 mv 2 ns 200 mv 2 ns (a) 400 Mbps at st module (b) 400 Mbps at 4th module (c) 400 Mbps at 8th module 600 Mbps 200 mv ns 200 mv ns 200 mv ns (d) 600 Mbps at st module (e) 600 Mbps at 4th module (f) 600 Mbps at 8th module 800 Mbps mv ns 200 mv ns 200 mv ns (g) 800 Mbps at st module (h) 800 Mbps at 4th module (i) 800 Mbps at 8th module 8

9 Experimental results (4) Max. operation frequency w/ Error Rate Tester Adjacent signals drove First module: over 600 Mbps 8th modules: over 500 Mbps Adjacent noise: 49.6 mv [600 Mbps / 4 th module] pulse MC #8 # #4 Table Maximum operation frequency Write Read DIMM# (Near End) DIMM#8 (Far end) 62 Mbps 523 Mbps 604 Mbps 524 Mbps Typ. Condition Room Temp. BERT < Conclusion XTL interconnection applied to DRAM memory bus Evaluation results Over 500 Mbps operation with 8 modules both read and write Test chip 0.5-µ m DRAM process Receiver: Controllable offset ± 50, ± 00, ± 50 mv Test board Only two signal layers for four byte bus Folding coupler reduces signal layers and avoid adjacent noise Hot swappable ( DC isolated signal) 8 9

10 Appendix Signaling of various memory buses Preamble of DQ/DQS Clock routing of DQ / DQS 9 Signaling of various memory buses DDR-SDRAM interface comparison Multi-reflection causes Inter-symbol interference degradation LVTTL(PC00/33) SSTL(DDR-II) XTL (proposal) Interface Low Voltage TTL Stub Series Crosstalk Terminated Logic Transceiver Logic Driver push-pull/open-drain push-pull push-pull Receiver Single-end/Differential Differential Hysteresis Branch Direct branch Series Termination Directional coupler Reflection Large 33 % Medium 20 % Small 6 % Bus Branch Main Line Stub Line Main Line Zo Zo Γ Γ 33% 33% Γ Γ 20% * 20% * 6% Rstub 6% Zo Z Stub Line Stub Line MC Main Line Z DRAM Zo Rtt 20 0

11 Preamble of DQ/DQS Low-state preamble before DQ/DQS Halved XTL signal from idle state to first data Basic Write Operation CLK/ CLKB Command Address t0 t t2 t3 t4 t5 t6 ACTV NOP WRITE NOP NOP NOP ROW COLUMN Preamble BL=4 DQ(TX) D0 D D2 D3 DQS(TX) DQ(RX) Preamble added before DQ and DQS and internal reset signal of DRAM receiver DQS(RX) RST (internal signal ) Output of XTL receiver Halved XTL signal D0 D D2 D3 2 Clock routing of DQ / DQS Read DQ/DQS same as CLK Controller (HS-TEG) DIMM DIMM2 DIMM8 CLK/ CLKB 2 DQS/ DQSB 2 vernier DQ vernier 8 CLK GEN. Vtt Rtt Termination L XTL 22

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V

Symbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V 1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC

More information

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD

4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD 4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition 78.B1GE3.AFF0C 12.8GB/sec 1600Mbps

More information

2GB DDR3 SDRAM SODIMM with SPD

2GB DDR3 SDRAM SODIMM with SPD 2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps

More information

Designing and Verifying Future High Speed Busses

Designing and Verifying Future High Speed Busses Designing and Verifying Future High Speed Busses Perry Keller Agilent Technologies Gregg Buzard December 12, 2000 Agenda Bus Technology Trends and Challenges Making the transition: Design and Test of DDR

More information

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0031 PCB PART NO. :

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0031 PCB PART NO. : Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90003-T0031 ISSUE DATE MODULE PART NO. : July-28-2011 : 78.02GC6.AF0 PCB PART NO. : 48.18220.090 IC Brand DESCRIPTION : Hynix : DDR3

More information

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 128Mx8 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram is ECC Registered Dual-Die DIMM with 1.25inch (30.00mm) height based on DDR2 technology. DIMMs are available as ECC modules in 256Mx72 (2GByte) organization and density,

More information

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits)

ADQVD1B16. DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) General Description ADQVD1B16 DDR2-800+(CL4) 240-Pin EPP U-DIMM 2GB (256M x 64-bits) The ADATA s ADQVD1B16 is a 256Mx64 bits 2GB(2048MB) DDR2-800(CL4) SDRAM EPP memory module, The SPD is programmed to

More information

8. Selectable I/O Standards in Arria GX Devices

8. Selectable I/O Standards in Arria GX Devices 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: I/O features I/O standards External

More information

4. Selectable I/O Standards in Stratix II and Stratix II GX Devices

4. Selectable I/O Standards in Stratix II and Stratix II GX Devices 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices,

More information

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8

RML1531MH48D8F-667A. Ver1.0/Oct,05 1/8 DESCRIPTION The Ramaxel RML1531MH48D8F memory module family are low profile Unbuffered DIMM modules with 30.48mm height based DDR2 technology. DIMMs are available as ECC (x72) modules. The module family

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

ECE 497 JS Lecture - 21 Noise in Digital Circuits

ECE 497 JS Lecture - 21 Noise in Digital Circuits ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -

More information

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits)

SC64G1A08. DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) SC64G1A08 DDR3-1600F(CL7) 240-Pin XMP(ver 2.0) U-DIMM 1GB (128M x 64-bits) General Description The ADATA s SC64G1A08 is a 128Mx64 bits 1GB(1024MB) DDR3-1600(CL7) SDRAM XMP (ver 2.0) memory module, The

More information

High-Speed DDR4 Memory Designs and Power Integrity Analysis

High-Speed DDR4 Memory Designs and Power Integrity Analysis High-Speed DDR4 Memory Designs and Power Integrity Analysis Cuong Nguyen Field Application Engineer cuong@edadirect.com www.edadirect.com 2014 1 PCB Complexity is Accelerating Use of Advanced Technologies

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and

More information

1250Mbps 850nm MF SFP Transceiver 550m HOLS-PG85Z-LN-CV/PG85Z-LD-CV

1250Mbps 850nm MF SFP Transceiver 550m HOLS-PG85Z-LN-CV/PG85Z-LD-CV Features: Compliant with SFP MSA standard Compliant with IEEE 802.3z 3.3V DC power supply 850nm, VCSEL, 1250Mbps, 550m; Compliance with 10 Base-FL, 100Base-SX and 1000Base-SX Difference LVPECL inputs and

More information

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0026 PCB PART NO. :

APPROVAL SHEET. Apacer Technology Inc. Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVED NO. : T0026 PCB PART NO. : Apacer Technology Inc. CUSTOMER: 研華股份有限公司 APPROVAL SHEET APPROVED NO. : 90004-T0026 ISSUE DATE MODULE PART NO. : July-26-2012 : 78.A1GDR.AF00C PCB PART NO. : 48.16221.090 IC Brand DESCRIPTION : Hynix :

More information

2Mbps 850nm MMF SFP Transceiver 2km HOLS-P1850-LD-CV-B

2Mbps 850nm MMF SFP Transceiver 2km HOLS-P1850-LD-CV-B Features: Compliant with SFP MSA standard 3.3V DC power supply 850nm VCSEL, 2Mbps, 2km Built-in dtionsigital diagnostic function Difference LVPECL inputs and outputs Duplex LC connector Compliant with

More information

TECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS

TECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS TECHNOLOGY BRIEF June 2002 Compaq Computer Corporation Prepared by ISS Technology Communications C ONTENTS Executive Summary 1 Notice 2 Introduction 3 SDRAM Operation 3 How CAS Latency Affects System Performance

More information

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI

More information

4GB DDR3 SDRAM SO-DIMM

4GB DDR3 SDRAM SO-DIMM RoHS Compliant 4GB DDR3 SDRAM SO-DIMM Product Specifications December 12, 2013 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000

More information

Package level Interconnect Options

Package level Interconnect Options Package level Interconnect Options J.Balachandran,S.Brebels,G.Carchon, W.De Raedt, B.Nauwelaers,E.Beyne imec 2005 SLIP 2005 April 2 3 Sanfrancisco,USA Challenges in Nanometer Era Integration capacity F

More information

Optical SerDes Test Interface for High-Speed and Parallel Testing

Optical SerDes Test Interface for High-Speed and Parallel Testing June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High

More information

90000 DSO/DSA Series Oscilloscopes

90000 DSO/DSA Series Oscilloscopes DDR4 Keysight Compliance Infiniium Test Bench 90000 DSO/DSA Series Oscilloscopes ADS DDR4 DesignGuide and Compliance Test Bench 1 Contents Installing the DDR4 Compliance Test Bench... 2 Prerequisites...

More information

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer

More information

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential

More information

Specifications USB-1408FS

Specifications USB-1408FS Document Revision 1.1, May, 2006 Copyright 2006, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input Table

More information

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH IDTQS3VH383 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to

More information

2GB DDR3 SDRAM 72bit SO-DIMM

2GB DDR3 SDRAM 72bit SO-DIMM 2GB 72bit SO-DIMM Speed Max CAS Component Number of Part Number Bandwidth Density Organization Grade Frequency Latency Composition Rank 78.A2GCF.AF10C 10.6GB/sec 1333Mbps 666MHz CL9 2GB 256Mx72 256Mx8

More information

M2U1G64DS8HB1G and M2Y1G64DS8HB1G are unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line

M2U1G64DS8HB1G and M2Y1G64DS8HB1G are unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line 184 pin Based on DDR400/333 512M bit Die B device Features 184 Dual In-Line Memory Module (DIMM) based on 110nm 512M bit die B device Performance: Speed Sort PC2700 PC3200 6K DIMM Latency 25 3 5T Unit

More information

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators

More information

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10

Organization Row Address Column Address Bank Address Auto Precharge 256Mx4 (1GB) based module A0-A13 A0-A9 BA0-BA2 A10 GENERAL DESCRIPTION The Gigaram GR2DR4BD-E4GBXXXVLP is a 512M bit x 72 DDDR2 SDRAM high density ECC REGISTERED DIMM. The GR2DR4BD-E4GBXXXVLP consists of eighteen CMOS 512M x 4 STACKED DDR2 SDRAMs for 4GB

More information

Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices

Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission

More information

4GB DDR3 SDRAM SO-DIMM

4GB DDR3 SDRAM SO-DIMM RoHS Compliant 4GB DDR3 SDRAM SO-DIMM Product Specifications January 27, 2014 Version 1.1 Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan Tel: +886-2-2267-8000

More information

t RP Clock Frequency (max.) MHz

t RP Clock Frequency (max.) MHz 3.3 V 32M x 64/72-Bit, 256MByte SDRAM Modules 168-pin Unbuffered DIMM Modules 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications using 256Mbit technology. PC100-222, PC133-333

More information

Compliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK

Compliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK Compliance test method and detailed spec for - USB2.0 Tektronix Korea YJ.PARK 1 Agenda Introduction to USB2.0 Architecture Overview Frame Work and Data Transfer USB2.0 Spec. and Compliance testing Tektronix

More information

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL

LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC CL LE4ASS21PEH 16GB Unbuffered 2048Mx64 DDR4 SO-DIMM 1.2V Up to PC4-2133 CL 15-15-15 General Description This Legacy device is a JEDEC standard unbuffered SO-DIMM module, based on CMOS DDR4 SDRAM technology,

More information

Multi-Drop LVDS with Virtex-E FPGAs

Multi-Drop LVDS with Virtex-E FPGAs Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes

More information

Key Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay.

Key Features 240-pin, dual in-line memory module (DIMM) ECC 1-bit error detection and correction. Registered inputs with one-clock delay. C M 7 2 D D 1 0 2 4 R- X X X Key Features 240-pin, dual in-line memory module (DIMM) Ultra high density using 512 MBit SDRAM devices ECC 1-bit error detection and correction Registered inputs with one-clock

More information

IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD 3.3V CMOS 16-BIT IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 T TOLERANT I/O AND BUS-HOLD FEATURES: Typical tsk(0) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; > 20

More information

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4 TO: Membership of X3T10 FROM: SUBJECT: L. Lamers / J. Lohmeyer Fast-20 SCSI proposal for working draft DATE: May 9, 1994 This revision (4) incorporates the changes suggested by the May 5, 1994 Fast-20

More information

Structure of Computer Systems. advantage of low latency, read and write operations with auto-precharge are recommended.

Structure of Computer Systems. advantage of low latency, read and write operations with auto-precharge are recommended. 148 advantage of low latency, read and write operations with auto-precharge are recommended. The MB81E161622 chip is targeted for small-scale systems. For that reason, the output buffer capacity has been

More information

BTH-1208LS Wireless Multifunction DAQ Device

BTH-1208LS Wireless Multifunction DAQ Device Wireless Multifunction DAQ Device Features Eight 11-bit single-ended (SE) or four 12-bit differential (DIFF) analog input channels Acquires data over Bluetooth or USB connection Maximum sampling rate of

More information

Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs

Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs White Paper Introduction Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean

More information

M1U51264DS8HC1G, M1U51264DS8HC3G and M1U25664DS88C3G are unbuffered 184-Pin Double Data Rate (DDR) Synchronous

M1U51264DS8HC1G, M1U51264DS8HC3G and M1U25664DS88C3G are unbuffered 184-Pin Double Data Rate (DDR) Synchronous 184 pin Based on DDR400/333 256M bit C Die device Features 184 Dual In-Line Memory Module (DIMM) based on 256M bit die C device, organized as either 32Mx8 or 16Mx16 Performance: PC3200 PC2700 Speed Sort

More information

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM 131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance

More information

Programmable CMOS LVDS Transmitter/Receiver

Programmable CMOS LVDS Transmitter/Receiver SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current

More information

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB

DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB Features DDR2 SDRAM UDIMM MT8HTF12864AZ 1GB For component data sheets, refer to Micron's Web site: www.micron.com Figure 1: 240-Pin UDIMM (MO-237 R/C D) Features 240-pin, unbuffered dual in-line memory

More information

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin, unbuffered

More information

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC DDR SDRAM UDIMM MT16VDDF6464A 512MB 1 MT16VDDF12864A 1GB 1 For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers.

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers. 1 Connecting devices 1.1 Connecting devices with single-ended transceivers The maximum cumulative length of the signal path from terminator to terminator when using single-ended transceivers shall be 1

More information

Implementing LVDS in Cyclone Devices

Implementing LVDS in Cyclone Devices Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology

More information

PDRB X DD4333-1G DATA SHEET. Memory Module Part Number DD4333-1G

PDRB X DD4333-1G DATA SHEET. Memory Module Part Number DD4333-1G DATA SHEET Memory Module Part Number 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 1GByte Physical Bank(s) 2 Module

More information

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch

MIC2544A/2548A. General Description. Features. Applications. Typical Application. Programmable Current Limit High-Side Switch Programmable Current Limit High-Side Switch General Description The MIC2544A and MIC2548A are integrated, high-side power switches optimized for low loss DC power switching and other power management applications,

More information

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: SODIMM MT8VDDT1664H 128MB 1 128MB, 256MB, 512MB (x64, SR) 200-Pin SODIMM Features MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com Features

More information

Interfacing the RC32438 with DDR SDRAM Memory

Interfacing the RC32438 with DDR SDRAM Memory Interfacing the RC32438 with DDR SDRAM Memory Application Note AN-371 Revision History By Kasi Chopperla and Harold Gomard July 3, 2003: Initial publication. October 23, 2003: Added DDR Loading section.

More information

USB-1208LS Specifications

USB-1208LS Specifications Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

Specifications

Specifications Specifications 18200-10 Cole-Parmer Instrument Company 625 East Bunker Court Vernon Hills, Illinois 60061-1844 (847) 549-7600 (847) 247-2929 (Fax) 800-323-4340 www.coleparmer.com e-mail: techinfo@coleparmer.com

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

Calibrating Achievable Design GSRC Annual Review June 9, 2002

Calibrating Achievable Design GSRC Annual Review June 9, 2002 Calibrating Achievable Design GSRC Annual Review June 9, 2002 Wayne Dai, Andrew Kahng, Tsu-Jae King, Wojciech Maly,, Igor Markov, Herman Schmit, Dennis Sylvester DUSD(Labs) Calibrating Achievable Design

More information

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features

More information

Product Specification

Product Specification General Information 512MB 64Mx72 ECC SDRAM PC100/PC133 DIMM Description: The VL 374S6553 is a 64M x 72 Synchronous Dynamic RAM high density memory module. This memory module consists of eighteen CMOS 32Mx8

More information

SSTL for DIMM Applications. SCBA014 December 1997

SSTL for DIMM Applications. SCBA014 December 1997 SSTL for DIMM Applications SCBA014 December 1997 1 Introduction The stub series-terminated logic (SSTL) interface standard is intended for high-speed memory interface applications and specifies switching

More information

LVDS applications, testing, and performance evaluation expand.

LVDS applications, testing, and performance evaluation expand. Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a

More information

DD333-S512 PDRB X DATA SHEET. Memory Module Part Number DD333-S512 BUFFALO INC. (1/7)

DD333-S512 PDRB X DATA SHEET. Memory Module Part Number DD333-S512 BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number DD333-S512 (1/7) 1. Description 184pin Unbuffered DIMM PC2700/CL=2.5(166MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical Bank(s)

More information

High Speed DRAM Interface

High Speed DRAM Interface High Speed DRAM Interface Changsik Yoo DRAM Design 3 Samsung Electronics Memory Channel DRAM Interface Trend 94 95 96 97 98 99 00 01 02 DRAM Freq. & Perf. System HW & OS 25MHz ( 200MB/S) 386/486 Win 3.1

More information

3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS AND 5 VOLT TOLERANT I/O

3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS AND 5 VOLT TOLERANT I/O 3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN S AND 5 T TOLERANT I/O IDT74LVC07A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R = 0) VCC

More information

Digital IO PAD Overview and Calibration Scheme

Digital IO PAD Overview and Calibration Scheme Digital IO PAD Overview and Calibration Scheme HyunJin Kim School of Electronics and Electrical Engineering Dankook University Contents 1. Introduction 2. IO Structure 3. ZQ Calibration Scheme 4. Conclusion

More information

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic LVDS Fundamentals Introduction With the recent developments in the communications market, the demand for throughput is becoming increasingly more crucial. Although older differential technologies provide

More information

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach 1 ANSYS, Inc. Proprietary 2012 ANSYS, Inc. November 14, 2012 1-1 Agenda DDR Design Challenges How does simulation solve these

More information

National Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations

National Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations DS92LV010A Bus LVDS Transceiver Ushers in a New Era of High-Performance Backplane Design Bus LVDS (BLVDS) is a new family of bus interface circuits invented by based on LVDS technology. This family of

More information

Freescale Semiconductor, I

Freescale Semiconductor, I MOTOROLA SEMICONDUCTOR TECHNICAL DATA nc. Order number: Rev 3, 08/2004 3.3 V Zero Delay Buffer The is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom

More information

IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit)

IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit) Datasheet Rev. 1.0 2013 IMM1G72D2FBD4AG (Die Revision A) 8GByte (1024M x 72 Bit) 8GB DDR2 Fully Buffered DIMM RoHS Compliant Product Datasheet Version 1.0 1 IMM1G72D2FBD4AG Version: Rev. 1.0, DEC 2013

More information

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2SOD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered SO-DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2SOD8AG

More information

DN333-S256 PDRB X DATA SHEET. Memory Module Part Number DN333-S256 BUFFALO INC. (1/7)

DN333-S256 PDRB X DATA SHEET. Memory Module Part Number DN333-S256 BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number DN333-S256 (1/7) 1. Description 200pin Unbuffered SO-DIMM PC2700/CL=2.5(166MHz Double Data Rate) 2. Module Specification Specification Capacity 256MByte Physical Bank(s)

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to Vcc or 5V tolerant in

More information

Multidrop Ethernet for In-cabinet Applications

Multidrop Ethernet for In-cabinet Applications Multidrop Ethernet for In-cabinet Applications David D. Brandt Rockwell Automation IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force Mar. 2017 Plenary Meeting, Vancouver, BC Canada Page 1 Purpose

More information

1024MB DDR2 SDRAM SO-DIMM

1024MB DDR2 SDRAM SO-DIMM 1024MB DDR2 SDRAM SO-DIMM 1024MB DDR2 SDRAM SO-DIMM based on 128Mx8,8Banks, 1.8V DDR2 SDRAM with SPD Features Performance range ( Bandwidth: 6.4 GB/sec ) Part Number Max Freq. (Clock) Speed Grade 78.02G86.XX2

More information

XSFP-T-RJ Base-T Copper SFP Transceiver

XSFP-T-RJ Base-T Copper SFP Transceiver Product Overview The electrical Small Form Factor Pluggable (SFP) transceiver module is specifically designed for the high performance integrated full duplex data link at 1.25Gbps over four pair Category

More information

MB86297A Carmine PCB Design Guide

MB86297A Carmine PCB Design Guide Application Note MB86297A Carmine PCB Design Guide Fujitsu Microelectronics Europe GmbH History Date Author Version Comment 11.08.2005 MM 1.00 First version 16.08.2005 MM 1.10 Power consumption values

More information

24C08/24C16. Two-Wire Serial EEPROM. Preliminary datasheet 8K (1024 X 8)/16K (2048 X 8) General Description. Pin Configuration

24C08/24C16. Two-Wire Serial EEPROM. Preliminary datasheet 8K (1024 X 8)/16K (2048 X 8) General Description. Pin Configuration Two-Wire Serial EEPROM Preliminary datasheet 8K (1024 X 8)/16K (2048 X 8) Low-voltage Operation 1.8 (VCC = 1.8V to 5.5V) Operating Ambient Temperature: -40 C to +85 C Internally Organized 1024 X 8 (8K),

More information

250 Mbps Transceiver in LC FB2M5LVR

250 Mbps Transceiver in LC FB2M5LVR 250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible

More information

PC2-6400/PC2-5300/PC2-4200/PC Registered DIMM Design Specification Revision 3.40 August 2006

PC2-6400/PC2-5300/PC2-4200/PC Registered DIMM Design Specification Revision 3.40 August 2006 JEDEC Standard No. 21C Page 4.20.10-1 4.20.10-240-Pin PC-6400/PC2-5300/PC2-4200/PC2-3200 DDR2 SDRAM ed DIMM Design Specification PC2-6400/PC2-5300/PC2-4200/PC2-3200 ed DIMM Design Specification Revision

More information

DD4333-S512 PDRB X DATA SHEET. Memory Module Part Number DD4333-S512 BUFFALO INC. (1/7)

DD4333-S512 PDRB X DATA SHEET. Memory Module Part Number DD4333-S512 BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number DD4333-S512 (1/7) 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical

More information

ADC Bit, 20MHz CMOS A/D Converters

ADC Bit, 20MHz CMOS A/D Converters PRODUCT OVERVIEW DATEL's is an 8-bit, MHz sampling, CMOS, subranging (two-pass) A/D converter. It processes signals at speeds comparable to a full fl ash converter by using a sub-ranging conversion technique

More information

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2 Features ÎÎ25 MHz crystal or clock input ÎÎThree differential 100 MHz PCI-Express clock outputs push-pull termination ÎÎSpread spectrum capability on all 100 MHz PCI-e clock outputs with -0.5% down spread

More information

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3 PCIe 3.0 Clock Generator with 4 HCSL Outputs Features PCIe 3.0 complaint PCIe 3.0 Phase jitter: 0.48ps RMS (High Freq. Typ.) LVDS compatible outputs Supply voltage of 3.3V ±5% 25MHz crystal or clock input

More information

DD PDRB X DATA SHEET. Memory Module Part Number DD BUFFALO INC. (1/7)

DD PDRB X DATA SHEET. Memory Module Part Number DD BUFFALO INC. (1/7) DATA SHEET Memory Module Part Number DD4333-512 (1/7) 1. Description 184pin Unbuffered DIMM PC3200/CL=3,tRCD=3,tRP=3(200MHz Double Data Rate) 2. Module Specification Specification Capacity 512MByte Physical

More information

1GB Unbuffered DDR SDRAM DIMM

1GB Unbuffered DDR SDRAM DIMM Description PRELIMINARY DATA SHEET 1GB Unbuffered DDR SDRAM DIMM EBD11UD8ABFB (128M words 64 bits, 2 Banks) The EBD11UD8ABFB is 128M words 64 bits, 2 banks Double Data Rate (DDR) SDRAM unbuffered module,

More information

IDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 T TOLERANT I/O IDT74LVC541A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R

More information

USB-1616FS. Analog Input and Digital I/O. Specifications

USB-1616FS. Analog Input and Digital I/O. Specifications Analog Input and Digital I/O Specifications Document Revision 1.6 May 2012 Copyright 2012 Specifications All specifications are subject to change without notice. Typical for 25 C unless otherwise specified.

More information

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current

More information

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH IDTQS3VH1662 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path

More information

P8M644YA9, 16M648YA9. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 4-8Mx16 SDRAM TSOP P8M644YA9 8-8Mx16 SDRAM TSOP P16M648YA9

P8M644YA9, 16M648YA9. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 4-8Mx16 SDRAM TSOP P8M644YA9 8-8Mx16 SDRAM TSOP P16M648YA9 SDRAM MODULE P8M644YA9, 16M648YA9 8M, 16M x 64 DIMM Features: PC100 and PC133 - compatible JEDEC - Standard 168-pin, dual in-line memory module (DIMM). TSOP components. Single 3.3v +. 3v power supply.

More information

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns. UDIMM MT4VDDT1664A 128MB MT4VDDT3264A 256MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB (x64, SR) 184-Pin UDIMM Features Features 184-pin, unbuffered dual in-line

More information

3.3 Volt CMOS Bus Interface 8-Bit Latches

3.3 Volt CMOS Bus Interface 8-Bit Latches Q 3.3 Volt CMOS Bus Interface 8-Bit Latches QS74FCT3373 QS74FCT32373 FEATURES/BENEFITS Pin and function compatible to the 74F373 JEDEC spec compatible 74LVT373 and 74FCT373T IOL = 24 ma Com. Available

More information

Specifications PMD-1208FS

Specifications PMD-1208FS Document Revision 1.1, May, 2005 Copyright 2005, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input section

More information

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit)

IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) Product Specification Rev. 1.0 2015 IMME256M64D2DUD8AG (Die Revision E) 2GByte (256M x 64 Bit) 2GB DDR2 Unbuffered DIMM By ECC DRAM RoHS Compliant Product Product Specification 1.0 1 IMME256M64D2DUD8AG

More information

D G28RA 128M x 64 HIGH PERFORMANCE PC UNBUFFERED DDR3 SDRAM SODIMM

D G28RA 128M x 64 HIGH PERFORMANCE PC UNBUFFERED DDR3 SDRAM SODIMM D93 6865G28RA 128M x 64 HIGH PERFORMANCE PC3-10600 UNBUFFERED DDR3 SDRAM SODIMM Features 240- Dual In-Line Memory Module (UDIMM) Inputs and outputs are SSTL-15 compatible V DD = V DDQ = 1.5V ± 0.075V Differential

More information