SLG7NT4375 SKLAIO. GreenPAK
|
|
|
- Leona Nash
- 6 years ago
- Views:
Transcription
1 General Description Silego SLG7NT4375 is a low power and small form device. The SoC is housed in a 1.6 x 1.6 mm STQFN package which is optimal for using with small devices. Features Low Power Consumption Pb-Free / RoHS Compliant Halogen-Free STQFN-12 Package MSL 1 Pin Configuration VDD VPP (2.5V) SLP_S3#/DDR_VTT_CNTL VPP_EN NC +V3P3A SLG7NT4375 GreenPAK SLP_S4# VDDQ_EN VDDQ_BLEED GND Output Summary 3 Outputs Push Pull 1X 1 Output Push Pull 2X VTT_EN VDDQ(1.2V) STQFN-12 TOP VIEW Silego Technology, Inc. Rev 1.01 SLG7NT4375_DS_r101 SLG7NT4375_GP_r004 Revised February 23, 2015
2 Block Diagram SLG7NT4375_DS_r101 Page 2
3 Pin Configuration Pin # Pin Name Type Pin Description 1 VDD PWR Supply Voltage 2 VPP (2.5V) Digital Input Low Voltage Digital input 3 SLP_S3#/DDR_VTT_CNTL Analog Input/Output Analog Input/Output 4 VPP_EN Digital Output Push Pull 1X 5 VTT_EN Digital Output Push Pull 1X 6 VDDQ(1.2V) Analog Input/Output Analog Input/Output 7 GND GND Ground 8 VDDQ_BLEED Digital Output Push Pull 1X 9 VDDQ_EN Digital Output Push Pull 2X 10 SLP_S4# Digital Input Digital Input without Schmitt trigger 11 +V3P3A Digital Input Digital Input without Schmitt trigger 12 NC -- Keep Floating or Connect to GND SLG7NT4375 Ordering Information Part Number SLG7NT4375V SLG7NT4375VTR Package Type V=STQFN-12 STQFN-12 Tape and Reel (3k units) SLG7NT4375_DS_r101 Page 3
4 Absolute Maximum Conditions Parameter Min. Max. Unit VHIGH to GND V Voltage at input pins V Current at input pin ma Storage temperature range C Junction temperature C Electrical Characteristics (@ 25 C, unless otherwise stated) Symbol Parameter Condition/Note Min. Typ. Max. Unit VDD Supply Voltage V TA Operating Temperature C IQ Quiescent Current Static inputs and outputs µa VO Maximal Voltage Applied to any PIN in High-Impedance State VDD V IO Maximal Average or DC Current Per Each Chip Side ma VIH HIGH-Level Input Voltage Logic Input, at VDD=3.3V VDD Low-Level Logic Input, at VDD=3.3V VDD V VIL LOW-Level Input Voltage Logic Input, at VDD=3.3V Low-Level Logic Input, at VDD=3.3V V IIH HIGH-Level Input Current Logic Input PINs; VIN = VDD µa IIL LOW-Level Input Current Logic Input PINs; VIN = 0V µa VOH VOL IOH IOL VACMP0 VACMP1 HIGH-Level Output Voltage LOW-Level Output Voltage HIGH-Level Output Current LOW-Level Output Current Analog Comparator Threshold Voltage IOH = 3mA, 1X Driver, at VDD=3.3 V IOH = 3mA, 2X Driver, at VDD=3.3 V IOL = 3mA, 1X Driver, at VDD=3.3 V IOL = 3mA, 2X Driver, at VDD=3.3 V Push Pull & PMOS OD, VOH = 2.4 V, 1X Driver, at VDD=3.3 V Push Pull & PMOS OD, VOH = 2.4 V, 2X Driver, at VDD=3.3 V VOL =0.4V, 1X Driver, at VDD=3.3 V VOL =0.4V, 2X Driver, at VDD=3.3 V ACMP0 threshold including input offset, reference voltage variation and hysteresis SLG7NT4375_DS_r101 Page 4 V V ma ma mv ACMP1 threshold including input offset, Analog Comparator reference voltage variation and mv Threshold Voltage hysteresis. TSU Start up Time From VDD rising past 1.6V ms
5 Functionality Waveforms Channel 1 (yellow/top line) PIN#3 (SLP_S3#/DDR_VTT_CNTL) Channel 2 (light blue/2nd line) PIN#6 (VDDQ(1.2V)) D0 PIN#2 (VPP (2.5V)) D1 PIN#11 (+V3P3A) D2 PIN#10 (SLP_S4#) D3 PIN#9 (VDDQ_EN) D4 PIN#8 (VDDQ_BLEED) D5 PIN#5 (VTT_EN) D6 PIN#4 (VPP_EN) 1. Device general operation SLG7NT4375_DS_r101 Page 5
6 D0 PIN#10 (SLP_S4#) D1 PIN#11 (+V3P3A) D2 PIN#4 (VPP_EN) Channel 1 (yellow/top line) PIN#3 (SLP_S3#/DDR_VTT_CNTL) D3 PIN#9 (VDDQ_EN) Channel 2 (light blue/2nd line) PIN#6 (VDDQ(1.2V)) D4 PIN#8 (VDDQ_BLEED) 2. Enable PIN: SLP_S4# D0 PIN#11 (+V3P3A) Channel 1 (yellow/top line) PIN#3 (SLP_S3#/DDR_VTT_CNTL) D1 PIN#5 (VTT_EN) 3. VTT_EN operation SLG7NT4375_DS_r101 Page 6
7 Package Top Marking Datasheet Programming Locked Part Code Revision Date Revision Code Number Status L YV B 02/23/2015 The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking. SLG7NT4375_DS_r101 Page 7
8 Package Drawing and Dimensions 12 Lead STQFN Package JEDEC MO-220 SLG7NT4375_DS_r101 Page 8
9 Tape and Reel Specification Package Type # of Pins Nominal Package Size SLG7NT4375 Max Units Trailer A Leader B Pocket Reel & Hub Size per reel per box Length Length Pockets Pockets Width Pitch STQFN 12L FCA 0.4P Green x1.6x / Carrier Tape Drawing and Dimensions Package Type Pocket BTM Length Pocket BTM Width Pocket Depth Index Hole Pitch Pocket Pitch Index Hole Diameter Index Hole to Tape Edge Index Hole to Pocket Center Tape Width A0 B0 K0 P0 P1 D0 E F W STQFN 12L FCA 0.4P Green Refer to EIA-481 Specifications Recommended Reflow Soldering Profile Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of mm 3 (nominal). More information can be found at SLG7NT4375_DS_r101 Page 9
10 Datasheet Revision History Date Version Change 03/27/ New designslg /28/ Corrected device functionality 04/02/ Change PIN5 name VTT to VTT_EN, correctedelectrical Characteristics 04/24/ Removed LATCH from VPP_EN, ACMP1 Vref changed to 200mV 04/28/ Added one more Functionality Waveform 05/05/ Added additional Functionality Waveforms 05/23/ Version update 07/25/ Updated Device Revision Table 08/25/ Added MSL 1 Renamed Package to FCA package 09/03/ Changed PIN11 name, updated functionality waveforms 09/05/ Removed one functionality waveform 09/25/ Updated Device Revision Table 10/02/ Changed Lock status 10/03/ Updated VIH, VIL logic levels 10/03/ Updated Device Revision Table 11/06/ Production Release 02/23/ Corrected VDDQ_EN output type SLG7NT4375_DS_r101 Page 10
11 Silego Website & Support Silego Technology Website Silego Technology provides online support via our website at website is used as a means to make files and information easily available to customers. For more information regarding Silego Green products, please visit: Products are also available for purchase directly from Silego at the Silego Online Store at Silego Technical Support Datasheets and errata, application notes and example designs, user guides, and hardware support documents and the latest software releases are available at the Silego website or can be requested directly at info@silego.com. For specific GreenPAK design or applications questions and support please send requests to GreenPAK@silego.com Users of Silego products can receive assistance through several channels: Contact Your Local Sales Representative Customers can contact their local sales representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. More information regarding your local representative is available at the Silego website or send a request to info@silego.com Contact Silego Directly Silego can be contacted directly via at info@silego.com or user submission form, located at the following URL: Other Information The latest Silego Technology press releases, listing of seminars and events, listings of worldwide Silego Technology offices and representatives are all available at THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. SILEGO TECHNOLOGY DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. SILEGO TECHNOLOGY RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE. SLG7NT4375_DS_r101 Page 11
SLG7NT4505 GreenPAK TM. 1 Hz Interrupt Generator. General Description. Pin Configuration
GreenPAK TM General Description Silego GreenPAK SLG7NT4505 is a low power and small form device. The SoC is housed in a 2mm x 2mm TDFN package which is optimal for using with small devices. Features Low
SLG4AX OSFP Low-Speed Module Controller. General Description. Pin Configuration
General Description Dialog is a low power and small formfactor bidirectional interface device for module-side low-speed OSFP standard interfaces based on a Dialog GreenPAK configurable mixed-signal IC.
SLG4AX42397 OSFP Low-Speed Module Controller
General Description Dialog is a low power and small formfactor bidirectional interface device for host-side lowspeed OSFP standard interfaces based on a Dialog GreenPAK configurable mixed-signal IC. The
Environmental G1/G2. Timing & Logic. Discharge S/DIS1. The highest V D being switched must be at FET1 and pin 5 of the SLG55221 and SLG55220
2 Rail GreenFET TM High Voltage Gate Driver Features 5V Power supply Drain Voltage Range 1.0V to 6V Internal Gate Voltage Charge Pump Controlled Load Discharge Rate Controlled Turn on Slew Rate TDFN-8
GreenFET TM High Voltage Gate Driver CC D Q-PUMP + _. Timing & Logic. Discharge
GreenFET TM High Voltage Gate Driver Features 5V ±5% Power supply SLG55021 Drain Voltage Range 1.0V to 20V Internal Gate Voltage Charge Pump Controlled Turn on Delay Controlled Load Discharge Rate Controlled
VCC 1 GND. Environmental. Pb-Free Halogen Free. V D = 20V Max* 5V 3.3V G1/G2 PG 8 DIS2 3
Not for Distribution Features 5V Power supply Drain Voltage Range 1.0V to 20V Internal Gate Voltage Charge Pump Controlled Load Discharge Rate Controlled Turn on Slew Rate TDFN-8 Package Application Functions
Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233
Data Sheet Low Voltage. V to. V, Bidirectional Logic Level Translation, Bypass Switch ADG FEATURES Operates from. V to. V supply rails Bidirectional level translation, unidirectional signal path -lead
FAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT54/74FCT244T/AT/CT FEATURES: Std., A, and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.)
3.3V ZERO DELAY CLOCK BUFFER
3.3V ZERO DELAY CLOCK BUFFER IDT2309A FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five and one bank of four outputs Separate
Engineering Specification
Embedded USB Module Engineering Specification Document Number: L5ENG000291 Revision: B No part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means,
Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Crystal-less Configurable Clock Generator General Description The is a programmable, high performance dual LVDS output oscillator utilizing Micrel's proven silicon MEMS technology to provide excellent
Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233
Low Voltage. V to. V, Bidirectional Logic Level Translation, Bypass Switch FEATURES Operates from. V to. V supply rails Bidirectional level translation, unidirectional signal path -lead SOT- and MSOP packages
User Selectable Up to Two Frequencies LVDS, LVPECL OR CMOS. 6 Pad Standard Package
MVQI Series 5X7 Ceramic SMD VCXO User Selectable Up to Two Frequencies LVDS, LVPECL OR CMOS 6 Pad Standard Package OneClock Range CMOS Range LVDS & LVPECL Temperature Stability* Operating Temperature Range
A8241. AiT Semiconductor Inc. APPLICATION ORDERING INFORMATION. Low 60mV Dropout at 20mA 4% LED Current Matching
DESCRIPTION The is a CMOS based White/Blue LED driver with stand-alone capability. The driver is primarily designed for LED backlighting of LCD display powered by Li-ion battery with its high efficiency,
3.3 Volt CMOS Bus Interface 8-Bit Latches
Q 3.3 Volt CMOS Bus Interface 8-Bit Latches QS74FCT3373 QS74FCT32373 FEATURES/BENEFITS Pin and function compatible to the 74F373 JEDEC spec compatible 74LVT373 and 74FCT373T IOL = 24 ma Com. Available
MAS6240 Piezo Driver with Multi-Mode Charge Pump
MAS624 Piezo Driver with Multi-Mode Charge Pump Both Single Ended and Differential Output Three-Step Volume Adjusting Up to 8Vpp Output from 3V Supply One Wire Audio & Shutdown Control High Efficiency
CARDINAL COMPONENTS, INC.
SERIES CJTDAE CJTDAL The Cardinal Cappuccino Crystal Oscillator LVDS/ LVPECL TCXO Features 3.3V supply voltage- configurable 10MHz to 250MHz LVDS and LVPECL outputs- configurable Better than 2Hz tuning
3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVER
. CMOS OCTAL IDIRECTIONAL TRANSCEIVER. CMOS OCTAL IDIRECTIONAL TRANSCEIVER IDT7FCT/A FEATURES: 0. MICRON CMOS Technology ESD > 00 per MIL-STD-, Method 0; > 0 using machine model (C = 00pF, R = 0) VCC =.
DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator
Crystal-less Configurable Clock Generator General Description The is a four output crystal-less clock generator. It utilizes Microchip's proven PureSilicon MEMS technology to provide excellent jitter and
Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
DSC2044FE1H0002 Crystalless Configurable Clock Generator General Description The DSC2044FE1H0002 is a programmable, high performance dual HCSL output oscillator utilizing Micrel's proven silicon MEMS technology
ICS Frequency Generator and Integrated Buffer. Integrated Circuit Systems, Inc. General Description. Applications.
Integrated Circuit Systems, Inc. ICS9158-03 Frequency Generator and Integrated Buffer General Description The ICS9158-03 is a low-cost frequency generator designed specifically for desktop and notebook
High-side Power Distribution Switch NCT3521U
High-side Power Distribution Switch NCT3521U -Table of Content- 1. GENERAL DESCRIPTION...1 2. FEATURES...1 3. APPLICATIONS...2 4. PIN CONFIGURATION AND DESCRIPTION...2 5. TYPICAL APPLICATION CIRCUIT...3
LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.
128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010
Craft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM
Data Sheet FEATURES 460 kbit/s Transmission Rate Single 5 V Power Supply Compatible with RS-232 Input/Output Levels 0.1 μf Charge Pump Capacitors One Driver and One Receiver On-Board DC-DC Converter ±4.2
BCT Channel LED Driver (Common-Anode & Common-Cathode) Low Dropout Current Source & Current Sink. General Description. Features.
BCT3220 Low Dropout Current Source & Current Sink General Description The BCT3220 is a high performance white LED driver. The BCT3220 uses an internal resistor to set the bias current for four LEDs, which
DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR FEATURES DESCRIPTION 300ps typical propagation delay
MX877RTR. 8-Channel, 60V Driver with Push-Pull Output, 3 Wire Interface INTEGRATED CIRCUITS DIVISION. Features. Description.
8-Channel, 6V Driver with Push-Pull Output, 3 Wire Interface Features Eight (8) Outputs Rated at 6V, ±8mA Push-Pull Driver Configuration 6V to 6V Driver Supply Range 2.7V to 5.5V Logic Supply Range 3-Wire
RW CH Segment Driver
Functions: Dot matrix LCD driver with two 40 channel outputs Bias voltage (V1 ~ V4) Input/output signals Input : Serial display data and control pulse from controller IC Output : 40 X 2 channels waveform
CDMSP M Surface Mount TVS Diode Array
*RoHS COMPLIANT Features RoHS compliant* Protects four I/O lines Ultra-low capacitance ~.55 pf ESD protection > kv Surge protection Applications High Definition Multimedia Interface (HDMI) Digital Visual
USB-1208LS Specifications
Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
4-Channel 1-wire Dimming LED Driver with Ultra Low Dropout Current Source
4-Channel 1-wire Dimming LED Driver with Ultra Low Dropout Current Source FEATURES DESCRITION Ultra low dropout: 50mV/20mA(typical) Support up to 4 LEDs LED sink current up to 20mA ±1% LED current matching(typical)
A4805 SUPERVISOR (RESET IC) HIGH VOLTAGE HIGH PRECISION VOLTAGE DETECTOR
DESCRIPTION The is a series of high voltage high-precision voltage detectors developed using standard CMOS process. The detection voltage is fixed internally with an accuracy of ±2.4% Nch open-drain. Low
HyperDisk SOLID STATE DISK
SOLID STATE DISK NAND Flash-based 2.5 SATA Standard Type Product Data sheet Preliminary Mar 2008 Storage Tecnologies Ltd INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO HYPERDISK PRODUCTS, AND
SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20 DUAL 4-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These devices contain two independent -input positive-nand
USB-DIO24H/37 Specifications
USB-DIO24H/37 Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed
SN54ALS880A, SN54AS880, SN74ALS880A, SN74AS880 DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS
N54AL880A, N54A880, N74AL880A, N74A880 DUAL 4-BIT D-TYPE LATCHE WITH 3-TATE OUTPUT DA079A D21, DECEMBER 1982 REVIED MAY 198 3-tate Buffer-Type Outputs Drive Bus Lines Directly Bus-tructured Pinout AL873B
HCTL-2017 Quadrature Decoder/Counter Interface ICs
Products > Motion Control Encoder Solutions > Integrated Circuits > Decoder > HCTL-2017 HCTL-2017 Quadrature Decoder/Counter Interface ICs Description HCTL-2xxx series is a direct drop-in replacement for
VDD = V, TA = -40 C to +85 C, outputs terminated with 100 Ohms between Q and /Q.³
Ultra-Low Jitter 200MHz LVDS XO ClockWorks FUSION General Description The is an ultra-low phase jitter XO with LVDS output optimized for high line rate applications. Features 200MHz LVDS Typical phase
NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY QUAD PECL/TTL-TO-PECL
NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. SINGLE SUPPLY QUAD PECL/TTL-TO-PECL FEATURES Quad PECL version of popular ECLinPS E Low skew Guaranteed skew spec TTL enable input Selectable TTL or PECL clock
Not Recommended for New Designs
Key Features 10 to 140 MHz operating frequency range Low output clock jitter: - 140 ps-max c-c-j at 66 MHz Low output-to-output skew: 150 ps-max Low product-to-product skew: 400 ps-max 3.3 V power supply
Specifications USB-1408FS
Document Revision 1.1, May, 2006 Copyright 2006, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input Table
SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SNALS7A, SNAS7, SN7ALS7A, SN7AS7 SDASA D, APRIL 9 REVISED SEPTEMBER 97 Package Optio Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs Dependable
Features. Applications
6GHz, 1:4 CML Fanout Buffer/Translator with Internal I/O Termination General Description The is a 2.5V/3.3V precision, high-speed, fully differential 1:4 CML fanout buffer. Optimized to provide four identical
FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS
Integrated Device Technology, Inc. FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS IDT54/74FCT161/A/C IDT54/74FCT163/A/C FEATURES: IDT54/74FCT161/163 equivalent to FAST speed IDT54/74FCT161A/163A 35%
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
Features. Applications
Micro-Power Voltage Supervisor IttyBitty General Description The is a power supply supervisor that provides undervoltage monitoring, manual reset capability, and power-on reset generation in a compact
INPAQ Global RF/Component Solutions
TVL 0402 01 SP0 Specification Product Name Series Part No Transient Voltage Suppressor TVS Series TVL 0402 01 SP0 Size EIA 0402 TVL 0402 01 SP0 Engineering Specification 1. Scope TVL 0402 01 SP0 is a TVS
512KX8 CMOS S-RAM (Monolithic)
512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic
IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD
3.3V CMOS 16-BIT IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 T TOLERANT I/O AND BUS-HOLD FEATURES: Typical tsk(0) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; > 20
MP5013E 5V, 2A, Programmable Current- Limit Switch with Over-Voltage Clamp and Slew Rate Control in a TSOT23-8
MP5013E 5V, 2A, Programmable Current- Limit Switch with Over-Voltage Clamp and Slew Rate Control in a TSOT23-8 DESCRIPTION The MP5013E is a protection device designed to protect circuitry on the output
16Mbit, 512KX32 CMOS S-RAM MODULE
16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 25, 35 and 45ns Package Options: 66-Pin Ceramic PGA 1.385" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFP
FAN3989 USB/Charger Detection Device with Load Switch
FAN3989 USB/Charger Detection Device with Load Switch Features Charger/USB Detection Device with Load Switch Charger/USB Device Detection Flag Over/Under-Voltage Detection Flag Load Switch Output, Up to
CARDINAL COMPONENTS, INC.
SERIES CJAL CJAE The Cardinal Cappuccino Crystal Oscillator LVDS/ LVPECL Features 2.5V or 3.3V supply voltageconfigurable 10MHz to 250MHz LVDS and LVPECL outputs- configurable Better than 2Hz tuning resolution
HT1628 RAM Mapping LCD Driver
RAM Mapping 116 2 LCD Driver Features Logic voltage 2.4V~5.5V LCD operating voltage (VLCD) 2.4V~5.5V LCD display 2 commons, 116 segments Support a maximum of 58 4 bit Display RAM Duty Static, 1/2; Bias
3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)
.V CMOS Static RAM for Automotive Applicatio Meg (25K x -Bit) IDTVYS IDTVYL Features 25K x advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise. Equal access and cycle
IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)
CMOS Static RAM 1 Meg (4K x 1-Bit) IDT711S/NS Features 4K x 1 advanced high-speed CMOS Static RAM Equal access and cycle times Commercial and Industrial: //2 One Chip Select plus one Output Enable pin
AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb
REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade
Rev. No. History Issue Date Remark
Preliminary 512K X 8 OTP CMOS EPROM Document Title 512K X 8 OTP CMOS EPROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue June 17, 1998 Preliminary 1.0 Change CE from VIL to VIH
Description. Features
1 Description This device is an extension cable between USB device and host (computer) with embedded into connector intelligent integrated circuits on both sides of the cable. The USB cable with the chip
FAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT74FCT240A/C FEATURES: IDT74FCT240A 25% faster than FAST IDT74FCT240C up to 55% faster than FAST 64mA IOL CMOS power levels (1mW typ. static) Meets or exceeds JEDEC
1.8V/3.0V Single-PLL Clock Generator AK8150C
AK8150C 1.8V/3.0V Single-PLL Clock Generator AK8150C Features Input Frequency: 38 MHz (1.8V or 3.0V) PLL Output Frequency: 12 MHz (1.8V or 3.0V) REF Output Frequency: 38 MHz or 19 MHz (1.8V or 3.0V) Low
16Mbit, 512KX32 CMOS S-RAM MODULE
16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 17 and 20ns Package Options: 66-Pin Ceramic PGA 1.080" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFJ
MHz BAW Filter
Applications S-Band For high-selectivity applications Product Features Usable bandwidth 30 MHz Low loss High selectivity Single-ended operation Ceramic chip-scale Package (CSP) Small Size Hermetic RoHS
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS AND 5 VOLT TOLERANT I/O
3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN S AND 5 T TOLERANT I/O IDT74LVC07A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R = 0) VCC
1.8V/3.0V Single-PLL Clock Generator
ASAHI KASEI EMD CORPORATION 1.8V/3.0V Single-PLL Clock Generator Features Input Frequency: 36 MHz (1.8V or 3.0V) PLL Output Frequency: 12 MHz (1.8V or 3.0V) REF Output Frequency: 36 MHz or 18 MHz (1.8V
Register Programmable Clock Generator AK8141
ASAHI KASEI EMD CORPORATION Register Programmable Clock Generator Features Input Frequency: 48MHz/24MHz/12MHz/27MHz (Selectable) Output Frequency: 27MHz 50MHz by 1MHz step, 33.75MHz/40.5MHz/49.5MHz (Selectable)
QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH245 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or
256K x 16 4Mb Asynchronous SRAM
FP-BGA Commercial Temp Industrial Temp 256K x 16 4Mb Asynchronous SRAM GS74117AX 8, 10, 12 ns 3.3 V V DD Center V DD and V SS Features Fast access time: 8, 10, 12 ns CMOS low power operation: 130/105/95
IDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout
33V CMOS Static RAM 1 Meg (K x -Bit) Center Power & Ground Pinout IDT71VSA/HSA Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access
DIO5158 1A Lithium Ion Battery Charger IC
DIO5158 Rev 1.5 Features Complete Charge Management for Single Cell Lithium Battery On-chip Power MOSFET No external Blocking Diode or Current Sense Resistors Required Preset 4.2V Regulation Voltage with
SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS
SNF, SN7F SDFS0A MARCH 7 REVISED OCTOBER Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain four
SED1180F CMOS LCD 64-COMMON DRIVERS LCD CONTR 256SEG 64 COM DUTY: 1/64
CMOS LCD -COMMON DRIVERS DESCRIPTION The SED119 is a dot matrix LCD common (row) driver for driving high-capacity LCD panel at duty cycles higher than 1/. The LSI uses two serially connected, 32-bit shift
128Kx8 CMOS MONOLITHIC EEPROM SMD
128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,
SN54BCT760, SN74BCT760 OCTAL BUFFERS/DRIVERS WITH OPEN-COLLECTOR OUTPUTS
SNBCT0, SNBCT0 SCBS0B JULY REVISED NOVEMBER Open-Collector Version of BCT Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers ESD Protection Exceeds 000 V Per MIL-STD-C Method 0 Packages
IDT54/74FCT244/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: OEA OEB DA1 OA1 DB1 OB1 DA2 OA2 OB2 DB2 DA3 OA3
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT/7FCT/A/C FEATURES: IDT/7FCTA equivalent to FAST speed and drive IDT/7FCTA % faster than FAST IDT/7FCTC up to % faster than FAST IOL = ma (commercial) and 8mA (military)
Preamplifier Circuit for IR Remote Control
Preamplifier Circuit for IR Remote Control FEATURES Carrier-out-function: carrier frequency and burst length accurately correspond to the input signal AC coupled response from 20 khz to 60 khz; all data
AS179-92LF: 20 MHz to 4.0 GHz GaAs SPDT Switch
DATA SHEET AS179-92LF: 20 MHz to 4.0 GHz GaAs SPDT Switch Applications General purpose medium-power switches in telecommunication applications Transmit/receive switches in 802.11 b/g WLAN Bluetooth systems
RT mA 5-Channel Charge Pump White LED Driver with Low Dropout Current Source. Features. General Description. Applications. Pin Configurations
General Description The RT9365 is a high performance white LED driver. It integrates current sources and automatic mode selection charge pump. The part maintains the high efficiency by utilizing an x1/x1.5
QPB MHz Rx Digital Variable Gain Amplifier
Product Overview The is a highly integrated Receiver (Rx) Low Noise Amplifier (LNA) module. It is suitable for common Rx design to replace major active components in front of the mixer. It is targeted
DatasheetArchive.com. Request For Quotation
atasheetarchive.com Request For uotation Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative
IDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 T TOLERANT I/O IDT74LVC541A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF, R
AS6C K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Rev. 1.1 Initial Issue Add package 48-ball 8mm 10mm TFBGA Revised ORDERING INFORMATION in page 11 Jan.09.2012 July.12.2013 0 FEATURES Fast access
IDT54/74FCT541/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT/7FCT/A/C FEATURES: IDT/7FCT equivalent to FAST speed and drive IDT/7FCTA % faster than FAST IDT/7FCTC up to % faster than FAST IOL = ma (commercial) and 8mA (military)
RFSA2023TR7. Voltage Controlled Attenuator. Product Overview. Key Features. Functional Block Diagram Applications. Ordering Information
Product Overview Qorvo's is a fully monolithic analog voltage control attenuator (VCA) featuring exceptional linearity over 30dB adjustment range with on-chip temperature compensation. incorporates a revolutionary
A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark
Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,
HI-8050/51, HI-8150/51 CMOS High Voltage Display Driver
February 2017 HI-8050/51, HI-8150/51 CMOS High Voltage Display Driver GENERAL DESCRIPTION The HI-8050, HI-8051, HI-8150 and HI-8151 are CMOS integrated circuits designed for high voltage LCD display drive
SN54ALS04B, SN54AS04, SN74ALS04B, SN74AS04 HEX INVERTERS
SNALS0B, SNAS0, SN7ALS0B, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
SKYA21001: 20 MHz to 3.0 GHz SPDT Switch
DATA SHEET SKYA21001: 20 MHz to 3.0 GHz SPDT Switch Automotive Applications Infotainment Automated toll systems Garage door opener 802.11 b/g/n WLAN, Bluetooth systems Wireless control systems Outdoor
TQM4M9073 Through Line
Applications General Purpose Wireless RF bypass paths Microwave Radio Test & Measurement Scientific Instruments 16-pin 3x3mm leadless SMT package Product Features Functional Block Diagram DC 6 GHz 50 ohm
IDT74LVC245A 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 T TOLERANT I/O IDT74LVC245A FEATURES: 0.5 MICRON CMOS Technology ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model (C = 200pF,
ASM5P2308A. 3.3 V Zero-Delay Buffer
3.3 V Zero-Delay Buffer Description ASM5P2308A is a versatile, 3.3 V zero delay buffer designed to distribute high speed clocks. It is available in a 16 pin package. The part has an on chip PLL which locks
CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout
CMOS Static RAM 1 Meg (K x -Bit) Revolutionary Pinout IDT714 Features K x advanced high-speed CMOS static RAM JEDEC revolutionary pinout (center power/gnd) for reduced noise Equal access and cycle times
Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL
FINAL 128 Kilobit (16,384 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single
AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor
Specifications
Specifications 18200-10 Cole-Parmer Instrument Company 625 East Bunker Court Vernon Hills, Illinois 60061-1844 (847) 549-7600 (847) 247-2929 (Fax) 800-323-4340 www.coleparmer.com e-mail: techinfo@coleparmer.com
8K X 8 BIT LOW POWER CMOS SRAM
February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible
STMLS05 Applications Description Features Table 1: Device summary I2C base Package Order code address marking
Enhanced five-channel PMOS load switches Datasheet - production data Applications Smart phones Tablets Mobile device accessories Wearable devices Features Five-channel PMOS switches Input/output voltage
SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent -input positive-or
Specifications PMD-1208FS
Document Revision 1.1, May, 2005 Copyright 2005, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input section