Enabling MIPI Physical Layer Test

Size: px
Start display at page:

Download "Enabling MIPI Physical Layer Test"

Transcription

1 Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test

2 The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple Peripherals Camera Display Audio in /out Mobile TV DVB-H Other IOs Request for more bandwidth High speed serialization Digitization of IQ Power Management Page 2

3 Emergence of Standard Digital Interconnects From Analog to Digital The Digital Interface Is easier and cheaper to implement Will consume less battery power Provides higher bandwidth Reduces the number of IC pins Allows for easier plug and play between devices BUT Breaking the GBit barrier requires dedicated jitter stress test on clock and data separately Power safe requires wake up and therefore different signal extremes, low power and high speed Wireless Domain Digital Domain MIPI DPHY CSI MIPI DPHY DSI RF IC DigRF BB IC AP Wireless Handset Mobile Industry specific standards LTE WiMAX Standards inherited from the computer industry Page 3

4 Agilent Solution Offering Digital Domain Wireless Domain Wireless Protocol Layer Validation Wireless Physical Layer Validation Digital Protocol Layer Debug / Validation Digital Physical Layer Debug / Validation Protocol Viewer Pulse Function Arbitrary Noise Generator BERT Dig RF tester Wide Band Oscilloscope Page 4

5 The MIPI Evolution Test & Debug Port Physical layers Protocol layers Status BB-IC debug ports Shared pins DigRF v3 MIPI DPhy DigRF v3 DSI Display - Shipping today - In development CSI Camera Unipro Other - DPhy is in definition, almost final - Physical layer solution volume Shipment Oct 08 MIPI MPhy DigRF v4 - MPhy definition to start end of the year - DPhy Solution also requires Logic Analyzer. Minor adaptations to configuration are possible because standard is not defined yet! Page 5

6 How to Get Confidence on the Physical Layer Characterizing the Parameters TX Tests: Data bus timing Transition times Timing Levels Signal Integrity DC levels and AC swing Low Power / High Speed mode switching Jitter RX 2.5G 3GPP RX Tests: Data bus timing Min. pulsewidth TX MIPI D-Phy DSI MIPI D-Phy CSI TX BB-IC TX RX RX DigRF v3 MIPI D-Phy TXRF-IC RX WiMAX Sensitivity (min/max amplitude) Jitter Tolerance on Clock and Data Camera Differential and common mode, termination switching Page 6

7 Enabling MIPI D-PHY Physical Layer Test Control the transition MIPI D-PHY operates in two modes with dynamic transitions Low Power Signaling High Speed Signal Low Power Signaling Low Power Signal - Max 20 Mbit -Single ended - CMOS High Speed Signal - > 1 Gbit -Differential -LVDS The ParBERT 81250A - Generates the signal you need - Controls the sequences - Forces the bus through low to high speed transition and vice versa - Glitch free change of timing parameters High Speed Digital Test

8 Enabling Physical Layer Test Bit Error Testing Stress your device to its limits RX Tests: Sensitivity and jitter tolerance on clock and data Stress Generator Solution RX Device Under Test Expected Data Compare Data Analyzer Error Detector Bit Error Ratio - For several lanes at least 2 data and clock - Devices show immunity at combined jitter testing; data and clock needs to be tested independently - For all kinds of jitter and stress test - Jitter injection from 81150A via delay line to the ParBERT 81250A High Speed Digital Test

9 Enabling MIPI D-PHY Physical Layer Test Characterization at your fingertips Next Level of Performance and Convenience through Test Automation N5990A Test Automation Software and MIPI Frame Generator One button Rx and Tx compliance tests and characterization MIPI D-PHY Editor Pre-canned test pattern Calibrated test cases Easy post processing SQL data base interface Interaction with legacy code Page 9 July 3, 2008

10 The Stimulus Test Setup Full coverage of stimulus signal generation with flexible signal conditioning Full Stress / Jitter tolerance testing Modular configuration for 1, 2 or multiple lanes Test Automation Software with MIPI Editor and pre-canned test pattern Multi-application support by ParBERT platform (e.g. HDMI) Depending on device design, full BER Analysis possible Economic High speed Tester 3.35 Gbit/s 81150A Noise / Jitter source Multi Application Tester 7 Gbit/s E4438C Signal Generator / clock source 81150A Noise / Jitter source 81250A ParBERT 81250A ParBERT N5990A Test Automation Software N5990A Test Automation Software High Speed Digital Test

11 Agilent MIPI D-PHY Physical Layer Test High Speed From nominal to stress test Transition between LP and HS is critical Agilent 81250A ParBERT Agilent 81150A Noise Source N5990A Test Automation Software Generate the signal you need Control and synchronize transitions between different modes and channels Ease-of-use through test automation Multiple Lanes with separate Clock and Data Low Power Signaling High Speed Signal Low Power Signaling High Speed Digital Test

12 Appendix Test Details Page 12

13 Design For Testability Display RX MIPI D-Phy DSI MIPI D-Phy CSI TX BB-IC RX TX RX MIPI D-Phy MIPI M-Phy TX RX RF-IC TX Camera Provide Access Point and Method by Design / Standardization Page 13

14 Recommended ParBERT MIPI D-PHY Configurations Configurations vary in max data rate and jitter injection capabilities: 3.35 GBit/s economic with 500 ps jitter injection capability The maximum data rate of 3.35 GBit/s limits the usage of ParBERT modules for other standards respectively applications 7 GBit/s multi-application setup With 7GBit/s ParBERT modules the setup can support a wider range of standards and applications Page 14 July 3, 2008

15 Jitter Injection Capabilities of ParBERT Configurations Separate jitter on clock and data lanes Jitter capabilities Externally jittered ParBERT clock Economic Solution Possible setup suggests clean clock lane and jitter on data lanes only 500ps delay line Not possible Multi-application solution Possible setup suggests clean clock lane and jitter on data lanes only 200ps delay line plus jittered ParBERT clock (see below) UI Data rate dependent example at 1 GBit/s MHz Max supported jitter Data Clock 500ps 500ps (capability not used in setup) Jittered Clock + 200ps Jittered Clock + 200ps (capability not used in setup) Page 15 July 3, 2008

16 Noise Generation Capability of ParBERT Configurations Same for economic and multiple application setups Suggest to test either noise or jitter at one time use the same equipment for both and change setup (parallel test would require more accessories) Perform noise test only on one lane at a time in a setup with mutliple data lanes this means to test all lanes sequentially and change setup in-between (parallel test would require more accessories) Page 16 July 3, 2008

17 Economic ParBERT 3.35 GBit/s System Configuration Single Lane Shown 675M 675M Generator Generator internal channel add Data Out Noise Generation 11636B Pwr Divider 8493C 6dB Adapter 11636B Pwr Divider Trigger Out LP Signal Generation 11636B Pwr Divider 8493C 6dB 675M 675M Generator Generator internal channel add Data Out Adapter 15438A 2ns Transition Time Converter 15438A 2ns Transition Time Converter Scope Trigger 11636B Pwr Divider Start In Data Out 15432B 250ps Transition Time Converter 11667B Pwr Splitter 11667B Pwr Splitter HS Signal Generation 3.35G Generator + D-Phy - Clock or Data Lane 3.35G Generator 15432B 250ps Transition Time Converter Data Out all SMA cables Delay Control In Lane B Pwr Divider Adapter Lane 1 Lane B Pwr Divider Lane A opt 002 Lane B Pwr Divider Adapter Lane 3 Jitter Generation (4 lanes shown) Lane B Pwr Divider 11636B Pwr Divider Lane B Pwr Divider 81150A opt A opt 002 Page 17 July 3, 2008

18 Economic ParBERT 3.35 GBit/s System Summary 1 clock 1 data lane 1 clock 2 data lanes 1 clock 4 data lanes Comments Signal Generation 4x 675MBit/s generators 1x E4832A with 4x E4838A LP signaling and HS offset 2x 3.35GBit/s generators 1x E4861B with 2x E4862B HS signaling 250ps transition time converter 15432B HS transition time 2ns transition time converter 15438A LP transition time, 3rd part product power splitter 11667B combine HS and LP signals set of 4 SMA cables (2 cables not used) 8 (2 cables not used) signal connect Other ParBERT Items clock module E4808A HS clock clock module E4805B LP clock ParBERT mainframe 81250A IEEE 1394 PC link to VXI 81250A ParBERT software license E4875A software Laptop including PCMCIA IEEE 1394 card 81250A PC to operate the setup power divider 11636B split LP trigger out to HS and scope set of 4 SMA cables (1 cable not used) 1 (1 cable not used) 1 (1 cable not used) trigger signals Jitter Generation 81150A with two channels 81150A, option noise generator BNC to SMA adapter output adapter SMA to SMA adapter connect power dividers power divider 11636B split noise to ParBERT delay lines set of 4 SMA cables (1 cable not used) 2 (3 cables not used) 3 (2 cables not used) Noise Generation (one lane - use equipment for jitter generation) power divider 11636B re-use power divider for jitter generation 6dB attenuator 8493C SMA to SMA adapter re-use adapter for jitter generation BNC to SMA adapter re-use adapter for jitter generation set of 4 SMA cables re-use cables for jitter generation Other 9GHz or better DSO Scope options t.b.d differential probe 1169A timing and level measurement with DSO differential probe head 5380A timing and level measurement with DSO high impedance probe head t.b.d level measurement with DSO Control Software and Test Automation N5990A option t.b.d control software LAN hub no Agilent part remote control instruments LAN cable no Agilent part remote control instruments set of 4 SMA cables (2 cables not used) 1 (2 cables not used) 1 (2 cables not used) to connect scope set of 4 SMA cables balance unused SMA cables Page 18 July 3, 2008

19 Multi Application ParBERT 7 GBit/s System Configuration Single Lane Shown Clock In Start In Trigger Out Clock In Start In Clock In HS Clock System 7G Generator 7G Generator to D-Phy Clock Lane (LP clock generation not shown) Noise Generation Scope Trigger 11636B Pwr Divider 8493C 6dB 675M Generator Adapter 11636B Pwr Divider LP Clock and Data System 675M Generator internal channel add Data Out Adapter 11636B Pwr Divider 11636B Pwr Divider 11636B Pwr Divider 8493C 6dB 675M Generator 675M Generator internal channel add Data Out Adapter 15438A 2ns Transition Time Converter 15438A 2ns Transition Time Converter 81150A opt Adapter BNC cable clean clock clock w SJ ESG 1 ESG 2 10 MHz 11636B Pwr Divider 7G Generator Data Out 15432B 250ps Transition Time Converter 11667B Pwr Splitter 11667B Pwr Splitter HS Data System + D-Phy - Clock or Data Lane 7G Generator Data Out 15432B 250ps Transition Time Converter Delay Control In Adapter Lane 2 Lane 4 Lane 1 Lane B 11636B Pwr Pwr Divider Divider 11636B 11636B Pwr Pwr Divider Divider 11636B 11636B Pwr Pwr Divider Divider Adapter Adapter 81150A opt 002 Random Jitter Generation (4 lanes shown) Page 19 July 3, 2008

20 Multi Application 7GBit/s System Summary Page 20 1 clock, 1 data lane 1 clock, 2 data lanes 1 clock, 4 data lanes Comments Signal Generation 4x 675MBit/s generators 1x E4832A with 4x E4838A LP signaling and HS offset 7GBit/s generator N4874B HS signaling 250ps transition time converter 15432B HS transition time 2ns transition time converter 15438A LP transition time, 3rd part product power splitter 11667B combine HS and LP signals adapter 3.5mm(f) to 2.4mm(m) N4911A mm 50 Ohm termination N4912A terminate unused outputs of 7G ParBERT 3.5mm 50 Ohm termination terminate unused outputs of 7G ParBERT set of 4 SMA cables (2 cables not used) 8 (2 cables not used) signal connect Other ParBERT Items clock module E4809A HS clock clock module E4805B LS clock ParBERT mainframe 81250A IEEE 1394 PC link to VXI 81250A ParBERT extender mainframe with IEEE1394 link 81250A ParBERT software license E4875A Laptop including PCMCIA IEEE 1394 card 81250A PC to operate the setup BNC cable synchronize ESGs power divider 11636B clock and triggering ESG E4438C, options 1E5, 506, signal generators adapter n to 3.5mm (m) ESG output to power divider adapter n to 3.5mm (f) ESG output to SMA cable SMA to SMA adapter combine power splitters for triggering set of 4 SMA cables (1 cable not used) 2 (1 cable not used) 2 (1 cable not used) Jitter Generation 81150A with two channels 81150A, option noise generator BNC to SMA adapter output adapter SMA to SMA adapter connect power dividers power divider 11636B split noise to ParBERT delay lines set of 4 SMA cables (1 cable not used) 2 (2 cables not used) 3 (2 cables not used) 1, 2 or 4 needed to distribute noise Noise Generation (one lane - use equipment for jitter generation) power divider 11636B re-use power divider for jitter generation 6dB attenuator 8493C SMA to SMA adapter re-use adapter for jitter generation BNC to SMA adapter re-use adapter for jitter generation set of 4 SMA cables re-use cables for jitter generation Other 9GHz or better DSO Scope options t.b.d differential probe 1169A timing and level measurement with DSO differential probe head 5380A timing and level measurement with DSO high impedance probe head t.b.d level measurement with DSO Control Software and Test Automation N5990A option t.b.d LAN hub no Agilent part remote control instruments LAN cable no Agilent part remote control instruments set of 4 SMA cables (2 cables not used) 1 (2 cables not used) 1 (2 cables not used) clock to data skew measurement with DSO set of 4 SMA cables balance unused SMA cables July 3, 2008

21 Combined D-PHY High Speed And Low Power Signal Generated by ParBERT Page 21

22 Transition Details: High Speed Signaling to Low Power Signaling Page 22

23 Voltage Levels as defined 1300mV 1300mV 1100mV 880mV 880mV 550mV 550mV 450mV 460mV 330mV 200mV 70mV 50mV -50mV -40mV max Differential input high threshold V IDTH = 70mV min Differential input low threshold V IDTL =-70mV Page 23

24 MIPI D-PHY Application Programming Tool for simple editing of data rate, pattern, timing and levels Page 24

25 How Does D-Phy Compliance Test Work MIPI Standard Workgroup (key industry players, including Agilent, lead the effort) defines Base Specification work with industry leaders subcontract University of New Hampshire Interoperability Lab (UNH-IOL) loan equipment for CTS developement Agilent (LPT, DVD, HSDT) owner defines defines CTS is based on main specification Compliance Test Specification (CTS) MOI is based on CTS Method of Implementation (MOI) generic test description how to do test with specific instrument Protocol tester Scopes BERTs Page 25

26 Enabling MIPI D-PHY Physical Layer Test Characterization at your fingertips Next Level of Performance and Convenience through Test Automation N5990A Test Automation Software and MIPI Frame Generator One button Rx and Tx compliance tests and characterization MIPI D-PHY Editor Pre-canned test pattern Calibrated test cases Easy post processing SQL data base interface Interaction with legacy code Page 26 July 3, 2008

27 ParBERT System Configuration Timing and Trigger, based on 7 Gb/s data modules 10 MHz ESG 1 ESG 2 Clock (clean) Clock (SJ) ParBERT Clock System ParBERT HS Data System ParBERT LP Data System Start In Start In Trigger Out To Scope Trigger 1 BNC cable for 10 MHz synchronization 4 SMA cables for clock distribution + 1 power divider 5 SMA cables for trigger distribution + 2 power dividers Page 27

28 ParBERT System Configuration High Speed Jitter Distribution, based on 7 GBit/s data modules ARB Power Divider To Delay Control Inputs ParBERT Clock System ParBERT HS Data System ParBERT LP Data System 1 BNC-to-SMA adapter 7 SMA cables 3 power dividers Page 28

29 Enabling MIPI D-PHY Physical Layer Test High Speed Test and Characterization with Agilent 81250A ParBERT Agilent 81150A Pulse Function Arbitrary Noise Generator Agilent N5990A Test Automation Platform 3 Reasons to go with 81250A: 81150A Noise Source - 1. Full coverage of stimulus signal with flexible & modular signal & stress generation 2.Easy-to-use MIPI D-Phy Editor and Test Automation including pre-canned test pattern 3.Depending on device design, full BER analysis possible High Speed Digital Test

30 MIPI Test Software N5990A Test Automation and MIPI Frame Generator Features and Pattern Page 30 Enabling MIPI Physical Agilent Layer Restricted Test July July, 3, 2008

31 Overview MIPI Frame Generator N5990A-362 Manual Test Tool for MIPI Receiver Testing using the 81250A as a generic MIPI Stimulus Page 31 July 3, 2008

32 Features Included: Automatically setting up the 81200A for generating MIPI conformance signals and pattern Modify HS and LP pattern Modify Data Rates of HS and LP transmission Modify Timing between LP and HS data transfer switching Modify Voltage Levels Adding Jitter to HS data Not included: Measure and analyze bit error ratio Generate complete video frames for testing displays Switching between Receiver and Transmitter mode PPI capability for DUT control Page 32 July 3, 2008

33 Pattern Capabilites (beta)= already available in beta version end of March (final)= will be part of the final version Pure LP pattern transmission (beta) Pure HS pattern transmission (beta) Predefined pattern (high transition density, low transition density, lonely 0/1 bit, PRBS) (beta) Integrated protocol layer for LP-HS-LP transmission with variable timing (beta) LP Triggers (Table 8 MIPI Spec): Low-Power Data Transmission, Ultra-Low Power State, Reset-Trigger (final) Programmable Escape Mode State Machine (final) User-defined pattern for LP and HS data separately (transmission switch protocol will be automatically added by the software) Integrated 8/9 bit coding Page 33 July 3, 2008

34 Overview N5990A Test Automation Software Full test automation (Rx, Tx, Rx test system calibration) Generic, common N5990A user interface On- button compliance tests and expert mode for characterization, debugging and margin test Open, modular software platform N5990A-010, -160, -260, -361 (-001 and -500 recommended) Page 34 July 3, 2008

35 ParBERT 81250A System Configuration Jitter Injection Capabilities (1) Economic solution (based on 3.4 Gb/s generator) 500 ps delay line, 200 MHz bandwidth All jitter types as available from 81150A (RJ, SJ, custom) Multi application solution (based on 7 Gb/s generator) 200 ps delay line + SJ from ESG Delay line can create any jitter type as available from 81150A Page 35

36 Generated Pattern All measurements done into 50 Ohms Low-power = 10MHz, high-speed = 1GHz Page 36

37 D-Phy Timing MIN: 50ns MIN: 40ns+4*UI MAX: 85ns+6*UI MIN: 145ns+10*UI- T HS-Prepare 1GB/s: UI=1ns HS-PREPARE: MIN: 44ns MAX: 91ns HS-ZERO: MIN: 64ns = 145ns+10*1ns-91ns MAX: 35ns MAX: 35ns+4*UI Wide range of flexibility MAX: 105ns+n*12*UI MIN: max{n*8*ui, 60ns+n*4*UI} MIN: 40ns MAX: 55ns+4*UI n=1 forward direction HS mode n=4 backward direction HS mode UI: 1GB/s = 1ns MIN: 100ns Page 37

38 T HS-Prepare Page 38

39 T HS-Zero Page 39

40 T HS-Trail Page 40

41 Voltage Levels 1300mV 1300mV 1100mV 880mV 880mV 550mV 450mV 550mV 460mV 330mV 200mV 50mV -50mV 70mV -40mV max Differential input high threshold V IDTH = 70mV min Differential input low threshold V IDTL =-70mV Page 41

42 V OH-Max >1.2V with 3dB Attenuators Page 42

43 High Speed Offset Example 1: 47mV Page 43

44 High Speed Offset Example 2: 198mV Page 44

45 Transition Details: Low Power Signaling to High Speed Signaling Page 45

46 Transition Details: High Speed Signaling to Low Power Signaling Page 46

47 High Speed Signal Details Page 47

48 Spikes During Low Power Mode MAX: 300 V*ps MIN: 2*50ns MIN: 20ns MIN: 880mV MAX: 550mV 300V*ps: 0.9V 333ps 1V 300ps 1.5V 200ps 2V 150ps Do complete low speed pattern including spikes with high-speed generator Max spike level: 1.8V (single ended) Spike and low speed data at same amplitude Page 48

49 Signal With Spikes Page 49

50 1.8V 1 -Spike Page 50

51 1.8V 0 -Spike Page 51

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution

More information

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination

More information

U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer. Bring your CSI-2 and DSI-1 designs to market faster with complete confidence

U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer. Bring your CSI-2 and DSI-1 designs to market faster with complete confidence U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer Bring your CSI-2 and DSI-1 designs to market faster with complete confidence Agilent s MIPI Solutions Application Protocol Standard CSI-2 camera

More information

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits... 4 Applications...

More information

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed

More information

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent

More information

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 2 Introduction... 3 Overview... 3 Key Benefits... 3 Applications...

More information

Solving MIPI D-PHY Receiver Test Challenges

Solving MIPI D-PHY Receiver Test Challenges Stefan Walther and Yu Hu Verigy stefan.walther@verigy.com yu.hu@verigy.com Abstract MIPI stands for the Mobile Industry Processor Interface, which provides a flexible, low-cost, high-speed interface solution

More information

PCI Express Link Equalization Testing 서동현

PCI Express Link Equalization Testing 서동현 PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration

More information

PCI Express 4.0. Electrical compliance test overview

PCI Express 4.0. Electrical compliance test overview PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link

More information

MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET The InterOperability Laboratory MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI C-PHY Reference Termination

More information

DisplayPort 1.4 Webinar

DisplayPort 1.4 Webinar DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and

More information

Keysight N4880A Reference Clock Multiplier

Keysight N4880A Reference Clock Multiplier Keysight Reference Clock Multiplier Achieve Accurate and Simplified Receiver Test for PCI Express, SD UHS-II Host and MIPI M-PHY Devices Data Sheet Multiply reference clocks from 19.2 to 100 MHz to provide

More information

Tektronix Innovation Forum

Tektronix Innovation Forum Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda

More information

Agilent Digital Measurement Forum

Agilent Digital Measurement Forum Agilent Digital Measurement Forum HMDI 1.3 Agilent Solution Overview Media Agilent HDMI Solution Solution Overview Solution Specifics Agilent Total Solutions Test Point Access Assemblies (TPAs) Source

More information

Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance

Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance For Infiniium Oscilloscopes Data Sheet 02 Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance

More information

Keysight M8070A System Software for M8000 Series of BER Test Solutions

Keysight M8070A System Software for M8000 Series of BER Test Solutions Keysight M8070A System Software for M8000 Series of BER Test Solutions Release Notes The M8070A system software for the M8000 Series of BER Test Solutions is required to control M8041A, M8051A and M8061A.

More information

Agilent Technologies Advanced Signal Integrity

Agilent Technologies Advanced Signal Integrity Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector

More information

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any

More information

Automotive Ethernet BroadR-Reach

Automotive Ethernet BroadR-Reach Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity

More information

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm

More information

Reference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation

Reference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation Menu Overview A wide range of "auxiliary" setup functions is provided in the GB1400 Generator and Analyzer Menu systems. To enter the Generator or Analyzer Menu system, simply press the instrument's F1

More information

MC Channel FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET. Version August 2014.

MC Channel FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET. Version August 2014. MC20901 5 Channel FPGA Bridge IC for MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET Version 1.06 August 2014 Meticom GmbH Meticom GmbH Page 1 of 17 Revision History MC20901 Version

More information

Agilent N4880A Reference Clock Multiplier

Agilent N4880A Reference Clock Multiplier Agilent N4880A Reference Clock Multiplier Preliminary Version 0.91 Accurate and simplified receiver test for PCI Express, SD UHS-II host and MIPI M-PHY devices: Multiplies 19.2 to 100 MHz reference clocks

More information

SD Technology and Ultra High Speed Interface (UHS-II)

SD Technology and Ultra High Speed Interface (UHS-II) SD Association. All rights reserved. SD Association SD Technology SD Technology and Ultra High Speed Interface (UHS-II) and & Test Guideline Ultra High Speed Interface (UHS-II) SD Association SD Association

More information

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE

More information

Table of Contents. DigRF FAQ July, 2007

Table of Contents. DigRF FAQ July, 2007 Table of Contents 1 Knowing DigRF... 2 1.1 What is DigRF?... 2 1.2 What are the benefits of interface standardization?... 2 1.3 Who defines the DigRF standard?... 2 1.4 The goals of DigRF v3 are:... 2

More information

DisplayPort Testing Challenges

DisplayPort Testing Challenges DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview

More information

GIGABIT ETHERNET CONSORTIUM

GIGABIT ETHERNET CONSORTIUM GIGABIT ETHERNET CONSORTIUM Clause 38 Optical PMD Test Suite Version 0.7 Technical Document Last Updated: August 19, 2008 11:30 AM Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham, NH 03824

More information

Cost Effective Solution for Receiver Characterization

Cost Effective Solution for Receiver Characterization 12.5 Gb/s Programmable Pattern Generator Cost Effective Solution for Receiver Characterization Product Highlights 24Mb pattern memory supports virtually any pattern Integrated two tap de-emphasis Fully

More information

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief Agilent Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief 1 Table of Contents Contents Disclaimer... 3 1 Introduction... 4 2 PCI Express Specifications... 4 3 PCI

More information

MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH

MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH FPGA Bridge IC for MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET Version 1.09 August 2016 Meticom GmbH Meticom GmbH Page 1 of 14 Revision History Version Date of Issue Change 1.01 April 25,

More information

PCI Express 4.0 Test Solution

PCI Express 4.0 Test Solution PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully

More information

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol

More information

Validating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner

Validating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner Validating Next Generation HDMI and MHL Interfaces U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates MHL Overview and updates Tektronix Solution overview Additional

More information

DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. March Rev 1.0

DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. March Rev 1.0 DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual March 2013 - Rev 1.0 1 MIPI DPhy Decoder 1.0 General: The MIPI DPhy Decoder (DPhyDkd) is the hardware probe that supports protocol

More information

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N6468A SFP+ Electrical Performance Validation and Conformance

More information

Serial ATA International Organization

Serial ATA International Organization SyntheSys Research, Inc. Serial ATA International Organization Version 1.0 June 4, 2009 Serial ATA Interoperability Program Revision 1.4 SyntheSys Research, Inc. MOI for RSG Tests (using BERTScope 7500B

More information

Keysight N5990A-155 Display Port. User Guide

Keysight N5990A-155 Display Port. User Guide Keysight N5990A-155 Display Port User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation

More information

UNH IOL SERIAL ATTACHED SCSI (SAS) CONSORTIUM

UNH IOL SERIAL ATTACHED SCSI (SAS) CONSORTIUM UNH IOL SERIAL ATTACHED SCSI (SAS) CONSORTIUM SAS 3.0 Receiver Physical Layer Test Suite Version 1.00 Technical Document Last Updated: September 29, 2014 UNH IOL SAS Consortium 121 Technology Drive, Suite

More information

Probing High-speed Signals with the Agilent Series of Wide-bandwidth Sampling Oscilloscopes

Probing High-speed Signals with the Agilent Series of Wide-bandwidth Sampling Oscilloscopes Probing High-speed Signals with the Agilent 86100 Series of Wide-bandwidth Sampling Oscilloscopes Product Note 86100-6 The high bandwidth and low noise of equivalent-time sampling oscilloscopes provide

More information

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different

More information

SB Gb/s 1-Channel Programmable BERT. Data Sheet

SB Gb/s 1-Channel Programmable BERT. Data Sheet SB1601 14.5 Gb/s 1-Channel Programmable BERT Data Sheet The BERT Re-imagined Complete single channel BERT system 14.5 Gb/s with excellent signal fidelity Plug & play error detection with built-in CDR Flexible,

More information

DPhy Preprocessor MIPI 1.5Gb/s Protocol Analyzer Hardware DataSheet & User Manual. February Rev 1.2

DPhy Preprocessor MIPI 1.5Gb/s Protocol Analyzer Hardware DataSheet & User Manual. February Rev 1.2 DPhy Preprocessor MIPI 1.5Gb/s Protocol Analyzer Hardware DataSheet & User Manual February 2012 - Rev 1.2 1 MIPI DPhy Preprocessor 1.0 General: The MIPI DPhy Preprocessor (DPhyPre) is the hardware probe

More information

Serial ATA Gen2 Jitter Tolerance Testing

Serial ATA Gen2 Jitter Tolerance Testing Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.

More information

Virtex-6 FPGA GTX Transceiver Characterization Report

Virtex-6 FPGA GTX Transceiver Characterization Report Virtex-6 FPGA GTX Transceiver Characterization Report PCI Express 2.0 (2.5 and 5.0 Gb/s) Electrical Standard Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

MIPI D-PHY Multilane Protocol Triggering and Decode

MIPI D-PHY Multilane Protocol Triggering and Decode MIPI D-PHY Multilane Protocol Triggering and Decode For Infiniium Series Oscilloscopes Data sheet This application is available in the following license variations. Order N8802A for a user-installed license

More information

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission

More information

Keysight Technologies M8085A MIPI Receiver Test Solutions. Data Sheet Version 1.0

Keysight Technologies M8085A MIPI Receiver Test Solutions. Data Sheet Version 1.0 Keysight Technologies M8085A MIPI Receiver Test Solutions Data Sheet Version 1.0 Introduction The M8085A is a software plug-in for M8070A Bit Error Ratio Test system software within the M8000 series of

More information

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs

More information

HDMI Solution. U N Vasudev - Strategic Product Planner

HDMI Solution. U N Vasudev - Strategic Product Planner HDMI Solution U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates Additional resources HDMI High Definition Multimedia Interface HDMI 2.0 Testing Customer presentation

More information

USB 3.0 Receiver Compliance Testing

USB 3.0 Receiver Compliance Testing USB 3.0 Receiver Compliance Testing Methods of Implementation Using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B Digital De-Emphasis Processor, Instrument Switch, and DSA/DSO/MSO71254B

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

MP1800A Series Signal Quality Analyzer MU182020A/40A, MU182021A/41A 25 Gbit/s 1ch MUX/DEMUX, 25 Gbit/s 2ch MUX/DEMUX

MP1800A Series Signal Quality Analyzer MU182020A/40A, MU182021A/41A 25 Gbit/s 1ch MUX/DEMUX, 25 Gbit/s 2ch MUX/DEMUX Product Brochure MP1800A Series Signal Quality Analyzer MU182020A/40A, MU182021A/41A 25 Gbit/s 1ch MUX/DEMUX, 25 Gbit/s 2ch MUX/DEMUX MU181020B/40B 14 Gbit/s PPG/ED MU181800B 14 GHz Clock Distributor For

More information

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests Revision 1.10 October 18, 2016 Universal Serial Bus Specification Revision 2.0 Keysight Method of Implementation (MOI) for USB 2.0 Connectors and Cables Assemblies Compliance Tests Using Keysight E5071C

More information

Accelerating MIPI Interface Development and Validation

Accelerating MIPI Interface Development and Validation Accelerating MIPI Interface Development and Validation 1 Mobile Industry Processor Interface 2 The Standard for Mobile 3 The Standard for Mobile & Mobile Influenced Industry 4 Influenced by Highly Accomplished

More information

SB Gb/s Quad-Channel Programmable BERT. Data Sheet

SB Gb/s Quad-Channel Programmable BERT. Data Sheet SB1604 14.5 Gb/s Quad-Channel Programmable BERT Data Sheet The BERT Re-imagined Complete 4 channel BERT system 14.5 Gb/s with excellent signal fidelity Plug & play error detection with built-in CDR Flexible,

More information

Optical SerDes Test Interface for High-Speed and Parallel Testing

Optical SerDes Test Interface for High-Speed and Parallel Testing June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High

More information

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000

More information

Protocol Insight UniPro Test Executive

Protocol Insight UniPro Test Executive Protocol Insight UniPro Test Executive Conformance Test and MIPI Alliance Product Registry Program Methods of Implementation The Protocol Insight UNI16COMP Test Executive provides complete protocol debug

More information

USB Compliance Test Software for Infiniium Oscilloscopes

USB Compliance Test Software for Infiniium Oscilloscopes DATA SHEET USB Compliance Test Software for Infiniium Oscilloscopes N5416A and N5417A Easily Verify USB Electrical Parameters The N5416A USB compliance test software for Infiniium oscilloscopes gives you

More information

Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes

Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes N5395B Ethernet Electrical Conformance Test Fixture N5396A Gigabit Ethernet Jitter

More information

Agilent N5410A Fibre Channel Automated Test Application

Agilent N5410A Fibre Channel Automated Test Application Agilent N5410A Fibre Channel Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2005 No part of this manual may be reproduced

More information

Answers for Your Multi-Gigabit Test Challenges

Answers for Your Multi-Gigabit Test Challenges Jitter Tolerance SFP XFP Agilent Bit Error Ratio Testers Get in Touch Answers for Your Multi-Gigabit Test Challenges PON HDMI PCIe TM AMB A question of innovation Enabling the Next Generation Multi-Gigabit

More information

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1 PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004

More information

P338 Dual 4-lane MIPI DPhy Probe Data Sheet & User Manual. October Rev 1.1

P338 Dual 4-lane MIPI DPhy Probe Data Sheet & User Manual. October Rev 1.1 P338 Dual 4-lane MIPI DPhy Probe Data Sheet & User Manual October 2012 - Rev 1.1 PG3A Pattern Generator P338 MIPI D-PHY Probe 1.0 General: The P338 probe features 2 links each comprising 4 data lanes and

More information

High-speed I/O test: The ATE paradigm must change

High-speed I/O test: The ATE paradigm must change High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications

More information

DisplayPort Solutions-Customer Presentation

DisplayPort Solutions-Customer Presentation DisplayPort Solutions-Customer Presentation DisplayPort 1.2 Spec Update Agenda DisplayPort 1.2 Overview DisplayPort Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview for DP1.2

More information

Agilent RDX Test Solutions for DigRF

Agilent RDX Test Solutions for DigRF Agilent RDX Test Solutions for DigRF N5343A DigRF Exerciser Module N5344A DigRF Analyzer Module Data Sheet Easily debug and integrate your DigRF based RF-IC and BB IC components Experience insight from

More information

N1014A SFF-8431 (SFP+)

N1014A SFF-8431 (SFP+) DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets

More information

Type-C Technologies and Solutions

Type-C Technologies and Solutions Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector

More information

PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments

PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 1 PCIe on 3U and 6U CompactPCI Mark Wetzel Principal Engineer National Instruments Copyright 2005, PCI-SIG, All Rights Reserved 2 Agenda Overview of CompactPCI

More information

DPhy v1.2 Decoder MIPI 2.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. June Rev 1.0

DPhy v1.2 Decoder MIPI 2.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. June Rev 1.0 DPhy v1.2 Decoder MIPI 2.5Gb/s Protocol Decoder Hardware DataSheet & User Manual June 2015 - Rev 1.0 1 MIPI DPhy Decoder 1.0 General: The MIPI DPhy v1.2 Decoder (DPhyDkd) is the hardware probe that supports

More information

Agilent U8903A Audio Analyzer

Agilent U8903A Audio Analyzer Fast and accurate multi-channels audio analysis made affordable (Replacement of the HP 8903B) Page 1 Why should you consider migrating your existing HP8903B to the new Agilent U8903A? Existing platform:

More information

Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes

Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes Agilent Technologies N5392A Ethernet Electrical Performance Validation and Conformance Software for Infiniium Oscilloscopes N5395B Ethernet Electrical Conformance Test Fixture N5396A Gigabit Ethernet Jitter

More information

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for

More information

BT6201 FOUR-CHANNEL 30GB/S BERT (V.2.5)

BT6201 FOUR-CHANNEL 30GB/S BERT (V.2.5) BT6201 FOUR-CHANNEL 30GB/S BERT (V.2.5) The STELIGENT BT6201 is a high performance, easy to use, 4 Lanes, cost-effective, 4 x 30 Gb/s Bit Error-Rate Tester (BERT) for current 100 G TOSA/ROSA components

More information

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C

More information

E2625A Communication Mask Test Kit E2698A Ethernet Masks

E2625A Communication Mask Test Kit E2698A Ethernet Masks E2625A Communication Mask Test Kit E2698A Ethernet Masks Data Sheet 43 industry-standard ANSI T1.102, ITU-T G.703, and IEEE 802.3 communication signal mask templates Mask testing for positive and negative

More information

High-Speed Jitter Testing of XFP Transceivers

High-Speed Jitter Testing of XFP Transceivers White Paper High-Speed Jitter Testing of XFP Transceivers By Andreas Alpert Abstract Jitter is a key performance factor in high-speed digital transmission systems, such as synchronous optical networks/synchronous

More information

5 GT/s and 8 GT/s PCIe Compared

5 GT/s and 8 GT/s PCIe Compared 5 GT/s and 8 GT/s PCIe Compared Bent Hessen-Schmidt SyntheSys Research, Inc. Copyright 2008, PCI-SIG, All Rights Reserved 1 Disclaimer The material included in this presentation reflects current thinking

More information

Using the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro

Using the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro Victor Sanchez-Rico Project Team Leader - MIPI Using the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro Agenda Problem Statement General Solution MIPI UniPro PHY Test Mode Proposed

More information

Keysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes. Data Sheet

Keysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes. Data Sheet Keysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes Data Sheet 02 Keysight N5394A DVI Electrical Performance Validation and Compliance

More information

GLC-GE-100FX (100BASE-FX SFP) Datasheet

GLC-GE-100FX (100BASE-FX SFP) Datasheet GLC-GE-100FX (100BASE-FX SFP) Datasheet Features Build-in PHY supporting SGMII Interface 100BASE-FX operation 1310nm FP laser and PIN photo-detector 2km transmission with MMF Standard serial ID information

More information

Stelight Instrument BT6201 Four Channel 30Gb/s BERT (V 3.0) Data Sheet

Stelight Instrument BT6201 Four Channel 30Gb/s BERT (V 3.0) Data Sheet Stelight Instrument BT6201 Four Channel 30Gb/s BERT (V 3.0) Data Sheet General Information The Stelight Instrument BT6201 is a high performance, easy to use, 4 Lanes, costeffective, 4 x 30 Gb/s Bit Error-Rate

More information

Serial ATA International Organization

Serial ATA International Organization Serial ATA International Organization Version: 1.0RC 1-Febuarary 2007 Serial ATA Interoperability Program Revision 1.1 Agilent Technologies, Inc. Method of Implementation (MOI) Document for SATA PHY, TSG

More information

Agilent N5393B PCI Express Automated Test Application

Agilent N5393B PCI Express Automated Test Application Agilent N5393B PCI Express Automated Test Application Compliance Testing Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2004-2009 No part of this manual may be reproduced

More information

QPHY-MIPI-D-PHY. Instruction Manual

QPHY-MIPI-D-PHY. Instruction Manual QPHY-MIPI-D-PHY MIPI D-PHY Serial Data Compliance Software Instruction Manual Revision A November, 2017 Relating to: XStreamDSO v.8.5.x.x and later QualiPHY Software v.8.5.x.x and later f 700 Chestnut

More information

Keysight Technologies M8085A MIPI Receiver Test Solutions. Data Sheet Version 2.0

Keysight Technologies M8085A MIPI Receiver Test Solutions. Data Sheet Version 2.0 Keysight Technologies M8085A MIPI Receiver Test Solutions Data Sheet Version 2.0 Introduction The M8085A is a software plug-in for M8070A Bit Error Ratio Test system software within the M8000 series of

More information

Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software

Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software For Infiniium Oscilloscopes Data Sheet 02 Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software

More information

JESD204B Xilinx/IDT DAC1658D-53D interoperability Report

JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 1 of 14 JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 2 of 14 CONTENTS INTRODUCTION... 3 SCOPE... 3 HARDWARE...

More information

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators

More information

UNH-IOL MIPI Alliance Test Program

UNH-IOL MIPI Alliance Test Program DSI Receiver Protocol Conformance Test Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 mipilab@iol.unh.edu +1-603-862-0701 Engineer Name engineer@company.com Panel Company

More information

MIPI D-PHY Bandwidth Matrix Table User Guide

MIPI D-PHY Bandwidth Matrix Table User Guide FPGA-UG-02041 Version 1.1 May 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Video Format... 6 2.1. Video Resolution and Pixel Clock... 7 2.2. Color Depth... 8 3. MIPI CSI-2/DSI Interfaces...

More information

PCI Gen3 (8GT/s) Receiver Test

PCI Gen3 (8GT/s) Receiver Test PCI Gen3 (8GT/s) Receiver Test Tektronix MOI for PCIe Gen3 (8GT/s) Receiver Jitter Tolerance Test (Add-In Card and System) using BSX Series BERTScope Bit Error Tester and BERTScope PCIE3.0 Receiver Testing

More information

Achieving PCI Express Compliance Faster

Achieving PCI Express Compliance Faster Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market

More information

HDMI Frame Generator Software. Rev.0.1

HDMI Frame Generator Software. Rev.0.1 HDMI Frame Generator Software Getting Started Guide Rev.0.1 Herrenberger Strasse 130 71034 Boeblingen, Germany info@bitifeye.com www.bitifeye.com 1 Notices 2010, 2011, 2012, 2013, 2014. No part of this

More information

Keysight Technologies USB Design and Test A Better Way. Brochure

Keysight Technologies USB Design and Test A Better Way. Brochure Keysight Technologies USB Design and Test A Better Way Brochure 02 Keysight USB Design and Test A Better Way - Brochure Testing for Interoperability The Universal Serial Bus (USB) was first introduced

More information

Keysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide

Keysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide Keysight N5990A-104 Test Automation Software Platform for Thunderbolt User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic

More information

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document 40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document Last Updated: March 26, 2013 10:00am 40 and 100 Gigabit Ethernet Consortium 121 Technology

More information