CoaXPress HSMC Board Detailed Design Rev.A
|
|
- Beryl Johnson
- 6 years ago
- Views:
Transcription
1 CoaXPress HSMC Board Detailed Design Rev.A Author: Lennard Streat, Computer Engineering, RIT Multi-Disciplinary Senior Design I RIT Ruggedized Camera Encoder (P14571) 1 P a g e rit-d3-camera-module@googlegroups.com
2 Table of Contents 1. Module 1: Custom CoaXPress HSMC Overview & Requirements Project Summary Design Overview 2. Module 2: Component Functional Descriptions Overview HSMC Interface CXP Equalizer CXP PoCXP Subsystem 3. Module 3: Electrical Specifications Maximum Ratings 4. Module 4: Application Information CXP HSMC Schematic Bill of Materials PCB Layout HSMC Pinout Test Plan 5. Module 5: Conclusion Feasibility References 2 P a g e rit-d3-camera-module@googlegroups.com
3 Overview & Requirements I. Custom CoaXPress HSMC The CoaXPress (CXP) High-Speed Mezzanine Card (HSMC) is a daughter card designed to provide an interface between a high-speed camera (via 75Ω terminated coaxial cabling) and a host (via HSMC-compliant connector). This system is designed to transport video data at rates up to 6.25Gbs [1] over the downlink channel (peripheral-to-host) and transport 21Mbs over the uplink (host-toperipheral). This system receives 12Vdc input and, using on-board DC-DC converters, steps this voltage up to 24Vdc. The design provided in this documentation will assume that the coaxial cables used will be HD BNC connectors. However, other cables may be used in the design, provided the aforementioned cables meet the 75Ω termination requirement. This subsystem forms a part of the complete Ruggedized Video Encoder (RCE) system (Figure 1.1). Project Summary This CXP HSMC is a compact and robust system designed to interface with camera interfaces that are (at best) CXP-6 compliant. CXP-6 compliance is summarized in the following points: 1. System uses 75Ω coaxial cables as a physical medium 2. System is capable of serializing data at a rate up to 6.25Gbs over a single cable [1] 3. System is capable of facilitating a low-speed downlink at approximately 21Mbs 4. System provides a nominal 13W to peripherals (capable of supplying up to 17W) Figure 1.1: Ruggedized Camera Encoder System. Note: the CXP HSMC subsystem is depicted to the far-left of the image. [1] Limited by 4.5GHz due to the physical imitations of the selected waterproof coaxial connector (Amphenol C ). 3 P a g e rit-d3-camera-module@googlegroups.com
4 This device was designed to operate as a part of the Ruggedized Camera Encoder (RCE) System. The RCE is a compact and robust system that analyzes a stream of video data in real-time (at a rate of 1080p at 30fps). The purpose of this solution is to enable real-time video analytics in rugged environments. CXP HSMC is a subsystem to the larger RCE system enabling it to meet the following customer requirements: 1. CR p30 video stream 2. CR5.1 Uses the CXP-6 standard [1] 3. CR8.1 Extensible to interact with 4 high-speed cameras Design Overview The focus of this section is to provide a functional overview of the CXP HSMC subsystem. Below is depicted the functional block diagram of the complete system. Figure 1.2: Functional Overview of the CXP HSMC system. 4 P a g e rit-d3-camera-module@googlegroups.com
5 The CXP HSMC system functions as depicted in Figure 1.2: 1. Input is passed into the system via 1-4 cameras. 2. Cameras are connected using HD BNC RA BHD connectors (Amphenol ). Each camera may use one or more input ports. Multiple ports are used with the aim of increasing data transfer rates (Figure 1.3). 3. The input is received as a serial Current-Mode Logic Signal (CML) and is then converted to a Low Voltage Differential Signal (LVDS) by the EQCO62R20.3 integrated chip an analog process. 4. The LVDS signal is transported to the host processor via a High Speed Mezzanine Card connector (Samtec ASP ). Note: Each equalizer will provide a separate LVDS signal the host processor must implement a driver that properly utilizes the CXP HSMC card s output. This output must be connected to the transceiver-capable receiver ports. 5. The mezzanine card (hereafter referred to as the CXP HSMC) receives power from the HSMC 12V and 3.3V rails, a DC-DC boost power converter that converts 12V from the host system to 24V (TPS55430) and a buck converter that converts 3.3V to 1.2V (LM ). This system meets the power requirements for the CXP HSMC system. Figure 1.3: Mechanical footprint for the HD BNC RA BHD connectors. 5 P a g e rit-d3-camera-module@googlegroups.com
6 II. Component Functional Descriptions Overview The objective of this section is to provide an overview of the major components within the CXP HSMC system. High-level descriptions of each subsystem and subcomponent are provided in this section. The complete CXP-HSMC interface from the CXP HSMC and a high-speed camera is depicted in Figure 2.1. The majority of the figures within this section are referenced from datasheets. Figure 2.1: The architectural overview of the CoaXPress HSMC card and it s connectivity with an external CXP-6-compliant device. CXP Equalizer The CoaXPress equalization process is completed using the EqcoLogic equalizer technology (EQCO62R20.3), which is designed to convert CoaXPress differential signals to an LVDS signal, which may be interpreted by the host processor s 8B/10B decoder/encoder. Figure 2.2: Equalizer functional block diagram. 6 P a g e rit-d3-camera-module@googlegroups.com
7 Figure 2.3: Reference schematic, taken from the EQCO62R20.3 datasheet. The complete equalization system functions as is summarized by this paragraph. The host system (that utilizes the CXP HSMC) transmits configuration commands to the camera via the low frequency uplink (LFI a 1.2V LVTTL signal, which is then stepped up to 2.5V using a series resistor) at a rate of approximately 21Mbs. Through the aid of filtering capacitors and inductors, data and power are transmitted in a bidirectional fashion simultaneously to and from the camera peripheral. The received camera data is acquired on the SDIp and SDIn input lines. The equalizer core handles the conversion from the lowvoltage differential input and then transmits that data back out through the SDOp and SDOn pins. CXP PoCXP Subsystem This section will depict block diagrams associated with the integrated chips utilized to handle the DC-DC power conversion. For further detail on the power system design, the CXP HSMC Power Design document should be referenced. 7 P a g e rit-d3-camera-module@googlegroups.com
8 Power System: TPS55340, LM & HSMC connector Figure 2.4: CXP HSMC power tree. The power for the device is provided by two DC-DC converters as well as the power rails from the HSMC connector. Each IC is responsible for the provision of power at a specific level. The TPS55340 is utilized as a boost converter, which provides power to the peripherals via the PoCXP standard. The LM3671 is utilized as a buck converter, which provides the 1.2V signal to the EQCO62R20 equalizer chips. Here are the features of the TPS55340: 1. Packaging (SOT-23, 5-Bump) BOM Footprint 3. $5.51 BOM Cost (25 parts $2.46 IC cost) 4. 95% Power conversion efficiency 5. Low output ripple (3.31mV) 6. No phase margin between input and output power 7. Capable of withstanding up to o C ambient temperature 8. Capable of supplying up to 20A current 9. High dynamic voltage range (see datasheet) 8 P a g e rit-d3-camera-module@googlegroups.com
9 Figure 2.5: TPS55340 functional block diagram. Figure 2.6: LM functional block diagram. 9 P a g e rit-d3-camera-module@googlegroups.com
10 Analog-to-Digital Conversion The PoCXP system makes use of two analog-to-digital converters (ADS1015). The first ADC is utilized to detect the shutdown conditions to determine when to turn off the PoCXP interface. The second ADC is utilized to detect devices as they are connected to the coaxial input to determine when to go through the power-on sequence. Figure 2.7: Functional block diagram of the ADS1015, analog-to-digital converter. For this application it was used in as a 4x-single-ended channel ADC. Figure 2.8: Typical configuration of the ADC. For this application, the FPGA acts as the host. 10 P a g e rit-d3-camera-module@googlegroups.com
11 Figure 2.9: Typical configuration of the INA139, as it is used for current sensing applications. The Impedance to the right is the equivalent impedance of the ADC. Figure 2.10: Internal functional diagram and typical application. The Load being measured is the camera, assuming that the remaining loads on the line are negligible. 11 P a g e rit-d3-camera-module@googlegroups.com
12 Maximum Ratings III. Electrical Specifications This section is a work in progress and will contain all of the calculations identifying how the system meets the complete requirements. 12 P a g e rit-d3-camera-module@googlegroups.com
13 IV. Application Information CXP HSMC Schematic Note: For brevity, the schematic has not been included here. However, the reference is provided in a complete datasheet, which also contains a copy of the block diagram and notes explaining the schematic. Bill of Materials Note: For brevity, this section has not been included here. Reference the full CXP HSMC Bill of Materials document. PCB Layout Note: This section is still in process of being completed. HSMC Interface The HSMC specification (owned by Altera) defines the electrical and mechanical properties of high-speed mezzanine card adapters for FPGA-based host processors. The purpose of this standard is to enable interprocessor communication and high speed data transfer. This design is based on the Samtec 0.5 mm pitch, surface-mount QTH/QSH connector family. The connector is separated into three banks each having a separate clocking mechanism (CLKINx/CLKOUTx), data pins and special functionality. This section is a summary of the requirements found in the published documentation. HSMC may come in various sizes, but must adhere to the standardized dimensional envelopes. The host processor must also provide 12 V DC and 3.3 V DC to the mezzanine card. The mezzanine card must feature a Samtec ASP connector, which pairs with the Samtec ASP host board connector. The socket is comprised of 160 total pins, and 12 ground plane 13 P a g e rit-d3-camera-module@googlegroups.com
14 connection pins in the center. Bank 1 has 40 pins; banks 2 and 3 have 60 pins. Note: the host board provides transceivers to bank 1 and single-ended signals to banks 2 and 3 the single-ended signals are capable of differential signaling (such as LVDS). Pins of prime importance on the HSMC port include: pin 1 (XCVR_TXp0), pin 3 (XCVR_TXn0), pin 2 (XCVR_RXp0), and pin 4 (XCVR_RX_n0). The receive signals must also be terminated by 100-Ohms differential; termination should be handled on-die, but board-level termination is acceptable. Trace widths must be 5 mm or greater to reduce skin-effect losses and should reference the ground layer with no split plane crossings. Signal traces should not run more than 8 in on the host or the mezzanine card. The purposes of these specifications are to promote signal integrity. Traces should be simulated if they are designed to run faster than 1Gbs. Ideally, the FPGA should be capable of providing 50-Ohm output impedances for its driving signal. Bi-directional capabilities must be available on all CMOS class pins. When connected to the HSMC port, the mezzanine card s load should cause the host processor to light indicate a proper mechanical connection via a PSTn LED. Voltage and current specifications must be met. Traces containing the LVDS or CMOS signals should be closer to their reference plane than they are to each other and should meet specific length requirements. Figure 4.1: Cut out underneath Surface Mount Device (SMD) pads Limited cross-talk is allowed (10% of the signal swing). For example, a 3.3V source should not result in a swing greater than 330mV in any other data line. To ensure this, parallelism rules must be followed during the design phase. The documentation also specifies the recommended wire relative distances for parallel traces that minimizes cross talk to a safe threshold. The host processor must provide the mezzanine card with 1 Amp for 12 V lines and 2 Amps for 3.3 V lines. The complete HSMC is allotted 18.6 W at a minimum. Cabling within specification is available. 14 P a g e rit-d3-camera-module@googlegroups.com
15 Impedance fluctuation should be closely considered one technique that is used to adjust the impedance at the connector pads is executed by making cut outs on the plane of the layer just below the SMT pad. Sample pad structure is provided in Fig. 2.1b. Summary of used HSMC pin usage: 1. Eqcologic Chip #0 a. XCVR_RXp0 (pin 30) b. XCVR_RXn0 (pin 32) c. EQCO0_ULINK (pin 41) d. EQCO0_PoCXP_CTRL (pin 47) 2. Eqcologic Chip #1 a. XCVR_RXp1 (pin 26) b. XCVR_RXn1 (pin 28) c. EQCO1_ULINK (pin 42) d. EQCO0_PoCXP_CTRL (pin 48) 3. Eqcologic Chip #2 a. XCVR_RXp2 (pin 22) b. XCVR_RXn2 (pin 24) c. EQCO2_ULINK (pin 43) d. EQCO0_PoCXP_CTRL (pin 49) 4. Eqcologic Chip #3 a. XCVR_RXp3 (pin 18) b. XCVR_RXn3 (pin 20) c. EQCO3_ULINK (pin 44) d. EQCO0_PoCXP_CTRL (pin 50) 5. 12V Supply Rail (pins 46, 52, 58, 64, 70, 76, 82, 88, 94, 100, 106, 112, 118, 124, 130, 136, 142, 148, and 154) 6. I 2 C Interface a. SDA (pin 53) b. SCL (pin 55) Test Plan Note: For brevity, this section has not been included here. Reference the full CoaXPress HSMC Test Plan document. 15 P a g e rit-d3-camera-module@googlegroups.com
16 Feasibility V. Conclusion The CXP interface is completely a feasible design. However, the primary risks concerning this design are significant. There are many different factors that needed to be considered with regards to the actual design. These are brought into light in the Test Plan document. References Note: Section not completed, yet non-essential. Notes: 16 P a g e rit-d3-camera-module@googlegroups.com
Obsolete. LX1800 SMBus TO ANALOG INTERFACE
LX1800 SMBus TO ANALOG INTERFACE TM Page 1 INTRODUCING TO PRODUCT The LX1800 Evaluation Board is available from for evaluating the functionality and performance of the LX1800 SMBus to Analog Interface
More informationHigh-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
More informationOP-SFP Gbps SFP+ Transceiver
10.3Gbps SFP+ Transceiver Product Description The OP-SFP + -300 series multi-mode transceivers are SFP + module for bi-directional serial optical data communications such as10gbase-sr and 10GBASE-SW. It
More informationChapter 1 Introduction Features Getting Help Chapter 2 Architecture Block Diagram... 6
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features... 3 1.2 Getting Help... 4 Chapter 2 Architecture... 5 2.1 Block Diagram... 6 Chapter 3 Pin Description... 8 3.1 HSMC Expansion Connector... 8 Chapter
More informationEvaluation Board for AZS10 Ultra-Low Phase Noise Buffer & Translator
AZS10EVB DATASHEET Mar 2017 www.azmicrotek.com RFA 04 004 Rev 2.1 Evaluation Board for AZS10 Ultra-Low Phase Noise Buffer & Translator Description The AZEBS10 evaluation board is a multi layer PCB assembly
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More information4.1 Design Concept Demonstration for Altera DE2-115 FPGA Board Demonstration for Cyclone III Development Board...
CONTENTS CHAPTER 1 INTRODUCTION OF THE AHA-HSMC... 1 1.1 Features...1 1.2 About the KIT...2 1.3 Getting Help...3 CHAPTER 2 AHA CARD ARCHITECTURE... 4 2.1 Layout and Components...4 2.2 Block Diagram of
More information250 Mbps Transceiver in LC FB2M5LVR
250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible
More informationASNT1011-KMA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer
ASNT1011-KMA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer Broadband digital serializer 16 to 1 LVDS compliant input data buffers Full-rate clock output Clock-divided-by-16 LVDS output buffer with
More informationCrossLink Hardware Checklist Technical Note
FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration
More informationMulti-Drop LVDS with Virtex-E FPGAs
Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes
More informationKNJN I2C bus development boards
KNJN I2C bus development boards 2005, 2006, 2007, 2008 KNJN LLC http://www.knjn.com/ Document last revision on December 5, 2008 R22 KNJN I2C bus development boards Page 1 Table of Contents 1 The I2C bus...4
More informationDesign Guidelines for Intel FPGA DisplayPort Interface
2018-01-22 Design Guidelines for Intel FPGA DisplayPort Interface AN-745 Subscribe The design guidelines help you implement the Intel FPGA DisplayPort IP core using Intel FPGA devices. These guidelines
More informationEthernet OptoLock EDL300T
Ethernet OptoLock EDL300T DATA SHEET 650 nm 100 Mbps Ethernet Fiber Optic Transceiver with Termination for Bare POF Seamless Digital to Light/ Light to Digital Conversion FEATURES Simple low-cost termination
More informationXSFP-T-RJ Base-T Copper SFP Transceiver
Product Overview The electrical Small Form Factor Pluggable (SFP) transceiver module is specifically designed for the high performance integrated full duplex data link at 1.25Gbps over four pair Category
More informationASNT1011A-KMA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer
ASNT1011A-KMA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer Broadband digital serializer 16 to 1 operating seamlessly from DC to 17Gbps LVDS compliant input data buffers Full-rate clock output Clock
More informationPropeller Project Board USB (#32810)
Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (916) 624-8333 Fax: (916) 624-8003 Sales: (888) 512-1024 Tech Support: (888) 997-8267
More informationASNT1011-KMA DC-to-17Gbps Digital Multiplexer / Serializer 16:1or 8:1
ASNT1011-KMA DC-to-17Gbps Digital Multiplexer / Serializer 16:1or 8:1 Broadband programmable digital serializer 16-to-1 or 8-to-1 LVDS compliant input data buffers Full-rate clock output Selectable LVDS-compliant
More informationDSP Filter System. Author: Nels Pearson Org Date: July 5, 2007 Rev Date: July 6, Doc Number: AIGO-009
DSP Filter System Author: Nels Pearson Org Date: July 5, 2007 Rev Date: July 6, 2007 Doc Number: AIGO-009 2-13 Table of Contents Introduction...3 Overview...3 A2D Input Filter Board...4 Overview...4 Input
More informationProgrammable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
More informationNational Semiconductor EVK User Manual
SD356EVK Evaluation Kit Board for LMH0356 SDI Reclocker User Manual National Semiconductor EVK User Manual Introduction The LMH0356 Serial Digital Interface (SDI) reclocker is designed to recover a clean
More informationHFRD REFERENCE DESIGN High-Frequency XFP Host Board. Reference Design: (Includes Integrated RS-232 to I 2 C Conversion)
Reference Design: HFRD-18.0 Rev. 7; 11/09 REFERENCE DESIGN High-Frequency XFP Host Board (Includes Integrated RS-232 to I 2 C Conversion) Reference Design: High-Frequency XFP Host Board Table of Contents
More informationGRAVITECH GROUP
GRAVITECH.US uresearch GRAVITECH GROUP Description The I2C-ADC board is a 14-pin CMOS device that provides 8-CH, 12-bit of Analog to Digital Converter (ADC) using I 2 C bus. There are no external components
More informationby Opal Kelly SYZYGY Specification Version 1.0
by Opal Kelly SYZYGY Specification Version 1.0 Software, documentation, samples, and related materials are Copyright 2017 Opal Kelly Incorporated. Opal Kelly Incorporated Portland, Oregon http://www.opalkelly.com
More informationHomework 6: Printed Circuit Board Layout Design Narrative Due: Friday, February 27, at NOON
Homework 6: Printed Circuit Board Layout Design Narrative Due: Friday, February 27, at NOON Team Code Name: _Magic Wand Group No. 5 Team Member Completing This Homework: Michelle Zhang E-mail Address of
More informationFB2M5LVR 250 Mbps Fiber Optic LC Transceiver Data Sheet
PCN issued July 0 Please see new version available: FBMLVR Datasheet Rev. E FBMLVR 0 Mbps Fiber Optic LC Transceiver Data Sheet DESCRIPTION Firecomms industrial LC connector has a small form factor housing,
More information250 Mbps Transceiver in OptoLock IDL300T XXX
NOT RECOMMENDED FOR NEW DESIGNS * For new designs please see part numbers: FB2M5KVR (2.2 mm POF), FB2M5BVR (1.5 mm POF) 250 Mbps Transceiver in OptoLock IDL300T XXX 650 nm 250 Mbps Fiber Optic Transceiver
More informationPB30 Prototyping Peripheral Board
PB30 Prototyping Peripheral Board Frozen Content Mod ifi ed by Adm in on Feb 10, 201 4 Additional Resources Datasheet Board Schematics Parent article: Peripheral Boards Altium's Prototyping peripheral
More informationGLC-T (1000BASE-T SFP) Datasheet
GLC-T (1000BASE-T SFP) Datasheet Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure for low EMI Low power
More informationAN USB332x Transceiver Layout Guidelines
AN 17.19 USB332x Transceiver Layout Guidelines 1 Introduction SMSC s USB332x comes in a 25 ball Wafer-Level Chip-Scale Package (WLCSP) lead-free RoHS compliant package; (1.95 mm X 1.95 mm, 0.4mm pitch
More informationsolutions for teaching and learning
RKP18Motor Component List and Instructions PCB layout Constructed PCB Schematic Diagram RKP18Motor Project PCB Page 1 Description The RKP18Motor project PCB has been designed to use PIC microcontrollers
More informationImplementing LVDS in Cyclone Devices
Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology
More informationProject Specification. Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) Version: November 2005
Project Specification Project Name: ATLAS Level-1 Calorimeter Trigger TTC Decoder Card (TTCDec) W. Qian Version: 1.1 21 November 2005 Distribution for all updates: Project Manager: Customer: Group Leader
More informationSMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
More informationVariable Power Supply Digital Control Circuit Diagram Using Lm317
Variable Power Supply Digital Control Circuit Diagram Using Lm317 DIGITAL POWER SUPPLY USING LM317 A Major Project Report Submitted partial fulfillment of the requirement for the award of the Degree of
More informationASNT Gbps 1:16 Digital Deserializer
12.5Gbps 1:16 Digital Deserializer Broadband up to 12.5Gbps (gigabits per second) 1:16 Deserializer High-speed Input Data Buffer with on-chip 100Ohm differential termination. Full-rate CML Input Clock
More informationDESIGN SPECIFICATION FOR SMT318-SX55. Copyright Sundance
DESIGN SPECIFICATION FOR SMT318-SX55 Copyright Sundance All rights reserved. No part of this document may be reproduced, translated, stored in a retrieval system, or transmitted, in any form or by any
More informationXGSF-T /100/1000 BASE-T Copper SFP Transceiver
XGSF-T12-02-2 10/100/1000 BASE-T Copper SFP Transceiver PRODUCT FEATURES Up to 1.25 Gb/s bi-directional data links Hot-pluggable SFP footprint Low power dissipation(1.05w typical) Compact RJ-45 assembly
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationKPIC-0818P (V050919) Devices Included in this Data sheet: KPIC-0818P
Devices Included in this Data sheet: KPIC-0818P Features: Carefully designed prototyping area Accepts 8 pin PIC12 series micro-controllers Accepts 14 and 18 Pin PIC16 series Accepts some 8,14 and 18 pin
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationFractional N PLL GHz
Fractional N PLL 8.5-11.3GHz PMCC_PLL12GFN IP MACRO Datasheet Rev 1 Process: 65nm CMOS DESCRIPTION PMCC_PLL12GFN is a macro-block designed for synthesizing the frequencies required for fiber optic transceivers
More informationSymbol Parameter Min Typ Max VDD_CORE Core power 0.9V 1.0V 1. 1V. VDD33 JTAG/FLASH power 2.97V 3.3V 3.63V
1 Introduction The user guide provides guidelines on how to help you successfully design the CME-M7 board which includes the power supply, configuration, clock, DDR2 or DDR3, high speed USB, LVDS and ADC
More informationASNT7120-KMA 10GS/s, 4-bit Flash Analog-to-Digital Converter
10GS/s, 4-bit Flash Analog-to-Digital Converter 18GHz analog input bandwidth. Selectable clocking mode: external high-speed clock or internal PLL with external lowspeed reference clock. Broadband operation
More information1.25Gbps SFP Transceiver
SFP-GE-S-EO 1.25Gbps SFP Transceiver Features Operating data rate up to 1.25Gbps 850nm VCSEL Laser Transmitter 550m with 50/125 µm MMF, 300m on 62.5/125 µm MMF Single 3. 3V Power supply and TTL Logic Interface
More informationCopper SFP Transceiver
Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low
More informationSFP+ Active Optical Cable
SFP+ Active Optical Cable Preliminary Features RoHS-6 compliant High speed / high density: support up to 10 Gb/s bi-directional operation Compliant to industrial standard SFP MSA Low power consumption
More informationHYDRA-X23/X23S. Power Application Controllers. PAC HYDRA-X User s Guide. Copyright 2014 Active-Semi, Inc.
HYDRA-X23/X23S Power Application Controllers PAC5223 - HYDRA-X User s Guide www.active-semi.com Copyright 2014 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 HYDRA-X23/X23S Body Resources...5 Header
More informationMAX3804 Evaluation Kit. Evaluates: MAX3804. Features DC-Coupled EV Kit SMA Connectors for All High-Speed Inputs and Outputs Fully Assembled and Tested
19-2821; Rev 1; 2/09 General Description The MAX3804 DC-coupled evaluation kit (EV kit) simplifies evaluation of the MAX3804 12.5Gbps settable equalizer. The EV kit enables full testing of the device functions
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationDescription. Features. Application. Ordering information
Description APAC QSFP28 Active Optical Cable (AOC) product is a new high speed pluggable I/O interface products. This interconnecting module offers 4 channels and maximum bandwidth of 100Gbps. This module
More informationBLM and BWS installation examples
BLM and BWS installation examples Front Back LHC BLM system: 4 crates connected through P2 connector (with the combiner card) for HV control, crate interconnections, beam permit and beam energy distribution.
More informationXSFP-SPT-PE-T1 Copper SFP Transceiver
XSFP-SPT-PE-T1 Copper SFP Transceiver Features Up to 1.25GB/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI
More informationEMX-ESG User Manual. EMX I/O Module with 2 Gigabit Ethernet, 6 Serial Ports, and 14 GPIO
EMX-ESG User Manual EMX I/O Module with 2 Gigabit Ethernet, 6 Serial Ports, and 14 GPIO Revision Date Comment A.0 2/17/2013 Initial Release FOR TECHNICAL SUPPORT PLEASE CONTACT: Copyright 2013 Diamond
More informationMethode Electronics. DM-383-XXX 4 Channels of 10Gbps QSFP+ by 4* SFP+ Passive Cable.
DM-383-XXX 4 Channels of 10Gbps QSFP+ by 4* SFP+ Passive Cable SFF-8432 MSA compliant SFF-8431 MSA Compliant SFF-8436 MSA Compliant Hot-pluggable SFP+ and QSFP+ footprint Supports Serial ID Lengths up
More informationASNT2011-KMA DC-to-17Gbps Digital Demultiplexer 1:16 / Deserializer
ASNT2011-KMA DC-to-17Gbps Digital Demultiplexer 1:16 / Deserializer Broadband digital deserializer 1:16 operating seamlessly from DC to 17Gbps. LVDS output data buffers that feature a low-power proprietary
More informationPart Number: PCB-STM32-F4B1 (unpopulated PCB with Discovery module sockets, no other parts) STM32-F4B1 (assembled board, not presently available)
PCB-STM32-F4B1 Development baseboard for the STMicro Discovery-F4 module (STMicro part# STM32F4DISCOVERY) PCB Rev 1.00 shown. PCB Rev 1.20 has on-board RS232 drivers. Part Number: PCB-STM32-F4B1 (unpopulated
More informationDSP240-LPI Inverter Controller Card. Technical Brief
DSP240-LPI Inverter Controller Card Technical Brief September 2006 Manual Release 3.0 Card Revision 3.0 Copyright 2001-2006 Creative Power Technologies P.O. Box 714 MULGRAVE Victoria, 3170 Tel: +61-3-9543-8802
More informationHDMI to FMC Module User Guide
HDMI to FMC Module User Guide Rev. 1.0.37-17 September 2015 http://www.exostivlabs.com 1 Table of Contents HMDI to FMC Module...3 Introduction...3 Features...3 Physical Dimensions...4 HDMI Connector...4
More informationEMX-ESG User Manual. EMX I/O Module with 2 Gigabit Ethernet, 6 Serial Ports, and 14 GPIO
EMX-ESG User Manual EMX I/O Module with 2 Gigabit Ethernet, 6 Serial Ports, and 14 GPIO Revision Date Comment A.0 2/17/2013 Initial Release A.1 3/5/15 Jumper information enhanced FOR TECHNICAL SUPPORT
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationApplication Suggestions for X2Y Technology
Application Suggestions for X2Y Technology The following slides show applications that would benefit from balanced, low inductance X2Y devices. X2Y devices can offer a significant performance improvement
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationFB2M5LVR. 250 Mbps Fiber Optic LC Transceiver Data Sheet FEATURES DESCRIPTION APPLICATIONS AVAILABLE OPTIONS
FB2MLVR 20 Mbps Fiber Optic LC Transceiver Data Sheet DESCRIPTION The Firecomms LC transceiver features a small form factor housing, compliant with IEC 614 20. This device offers engineering teams a compact
More informationADP1047/8DC1-EVALZ. The daughter card can be connected to any existing ADP1047/ADP1048 evaluation board or reference design.
ADP1047/ADP1048 Daughter Card Evaluation Board FEATURES ADP1047/ADP1048 Daughter Card with I2C interface Retrofit controller to any topology or existing design Software GUI Low component count ADP1047/ADP1048
More informationImplementing OCT Calibration in Stratix III Devices
Implementing OCT Calibration in Stratix III Devices October 2007, version 1.0 Application Note 465 Introduction Use of the on-chip termination (OCT) scheme in Stratix III devices eliminates the need for
More informationTECHNICAL NOTE. VS1000: Evaluation Kit EVBA_2.0. Contents. EVBA_2.0 is a plug and play Evaluation Kit for Colibrys VS1000 accelerometers line.
VS1000: Evaluation Kit EVBA_2.0 EVBA_2.0 is a plug and play Evaluation Kit for Colibrys VS1000 accelerometers line. To facilitate the integration in user environment and easily verify the excellent performances
More informationOptimizing Wide Vin Designs with LDOs
Optimizing Wide Vin Designs with LDOs June 2017 Jose Gonzalez Product Marketing Engineer for TI s Linear Regulators & LDOs 1 Agenda Common Design Requirements & Applications Design Challenges TI Solutions
More information8. Selectable I/O Standards in Arria GX Devices
8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: I/O features I/O standards External
More informationASNT1011. ASNT1011-PQA DC-to-16Gbps Digital Multiplexer 16:1 / Serializer
Advaed Sciee And Novel Technology Company, I. 27 Via Porto Grande, Raho Palos Verdes, CA 90275 ASNT1011-PQA DC-to-16Gbps Digital Multiplexer 16:1 / Serializer Broadband digital serializer 16-to-1. LVDS
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationSummary. Introduction
A 2 B - I 2 S MODULE - MODULE EVM SYSTEM A 2 B - I 2 S MODULE Summary SUPPORTS ANALOG DEVICES Off the shelf module for A 2 B interfacing to I 2 S and I 2 C devices Based on Analog Devices newest AD2428W
More information4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD
4GB Unbuffered VLP DDR3 SDRAM DIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition 78.B1GE3.AFF0C 12.8GB/sec 1600Mbps
More informationQSFP+ Passive Copper Cable QSFP-40G-0xC
QSFP+ Passive Copper Cable QSFP-40G-0xC Features QSFP+ conforms to the Small Form Factor SFF-8436 4-Channel Full-Duplex Passive Copper Cable Transceiver Support for multi-gigabit data rates :1.0 Gbps -
More informationFeatures: Compliance: Applications: Warranty: XFP-10GZR-OC192LR-GT Multirate XFP 10GBASE-ZR & OC-192/STM-64 LR2 Cisco Compatible
The GigaTech Products is programmed to be fully compatible and functional with all intended CISCO switching devices. This XFP optical transceiver is designed for IEEE 802.3ae 10GBASE-ZR, 10GBASE-ZW, 10GFC
More informationManual iaq-engine Indoor Air Quality sensor
Manual iaq-engine, Version 2.0 May 2011 (all data subject to change without notice) Manual iaq-engine Indoor Air Quality sensor Digital and analog I/O SMD type package Product summary iaq-engine is used
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More information19. VITA 57.1 FMC HPC Connector
Table 1-27: Switch S2 Configuration Details Switch Configuration Mode/Method Switch Net Name JTAG System ACE CF Slave SelectMAP Platform Flash XL Master BPI P30 Linear Flash S2.1 CCLK_EXTERNAL Off On Off
More information1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors
1, 2, 4 and 8-Channel Very Low Capacitance ESD Protectors CM1210 Features 1,2,4 and 8 channels of ESD protection Very low loading capacitance (1.0pF typical) ±6 kv ESD protection per channel (IEC 61000-4-2
More informationASNT1011A. ASNT1011A-PQA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer
Advaed Sciee And Novel Technology Company, I. 27 Via Porto Grande, Raho Palos Verdes, CA 90275 ASNT1011A-PQA DC-to-17Gbps Digital Multiplexer 16:1 / Serializer Broadband digital serializer 16-to-1. LVDS
More informationSUB-SYSTEM BOARD 5562 Campbell (MAXREFDES4#): 16-Bit High-Accuracy 4-20mA Input Isolated Analog Front End (AFE)
Maxim > Design Support > Technical Documents > Sub-System Boards > APP 5562 Keywords: Campbell, MAXREFDES4, subsystem reference design, analog front end, AFE, industrial sensors, isolated power and data,
More informationGLC-GE-100FX (100BASE-FX SFP) Datasheet
GLC-GE-100FX (100BASE-FX SFP) Datasheet Features Build-in PHY supporting SGMII Interface 100BASE-FX operation 1310nm FP laser and PIN photo-detector 2km transmission with MMF Standard serial ID information
More informationEDL300T 125 Mbps Fiber Optic OptoLock Transceiver Data Sheet
EDL300T 125 Mbps Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION Firecomms Ethernet OptoLock transceiver combines a pair of Firecomms Fast Ethernet fiber optic components within a miniature housing
More informationUser Guide. PD-IM MH and PD-IM T4H Four 2-Pair Ports and Four 4-Pair Ports Evaluation Boards
User Guide PD-IM-7604+4MH and PD-IM-7604+4T4H Four 2-Pair Ports and Four 4-Pair Ports Contents 1 Revision History... 1 1.1 Revision 1.0... 1 2 Product Overview... 2 2.1 Evaluation System Features... 4
More information1000BASE-T Copper SFP Transceiver
1000BASE-T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure for low EMI Low power
More informationHeavy Photon Search Data Acquisition
Heavy Photon Search Data Acquisition Presented by Ryan Herbst PPA Engineering 5/25/2011 1 Overview Data Output & Control 1GigE Read Out Board Ethernet Switch Processor Blade Trigger Board ATCA Crate RTM
More informationPCB-STM32-F3U. Development baseboard for the STMicro Discovery-F3 module (STMicro part# STM32F3DISCOVERY)
PCB-STM32-F3U Development baseboard for the STMicro Discovery-F3 module (STMicro part# STM32F3DISCOVERY) Part Number: PCB-STM32-F3U (unpopulated PCB with Discovery module sockets, no other parts) STM32-F3U
More informationCoaxlink 1629 Coaxlink Duo PCIe/104-EMB 1634
HARDWARE MANUAL Coaxlink 1629 Coaxlink Duo PCIe/104-EMB 1634 Coaxlink Duo PCIe/104-MIL EURESYS s.a. 2017 - Document version 8.0.711 built on 2017-05-30 Coaxlink Hardware Manual Terms of Use EURESYS s.a.
More information2GB DDR3 SDRAM SODIMM with SPD
2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps
More informationDS-MPE-GPIO. PCIe MiniCard Digital I/O Module with FPGA. Rev A.1 June 2015
DS-MPE-GPIO PCIe MiniCard Digital I/O Module with FPGA Rev A.1 June 2015 Revision Date Comment A.0 8/27/2014 Initial release A.1 6/17/15 Corrected pin out information FOR TECHNICAL SUPPORT PLEASE CONTACT:
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationPI2EQX6811ZDE PI2EQX6811ZDE Evaluation Board Rev.B User Guide Nov.16, 2011
Contents Introduction Board Operation Power options Device configuration System connection Power-on sequence Board Design Information PCB Schematic PCB Layout Reference PCB BOM List PIEQX68ZDE PIEQX68ZDE
More informationsolutions for teaching and learning
RKAmp3 Component List and Instructions PCB layout Constructed PCB Schematic RKAmp3 Stereo Amplifier Page 1 Description The RKAmp3 stereo amplifier PCB has been designed around the 2 x 7watt stereo amplifier
More informationGE-GB-PxRC-x 1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver
GE-GB-PxRC-x 1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Extended case
More informationMC20902-EVB. MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide PRELIMINARY DATASHEET. Version February 2014.
C O N F MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide I D E N PRELIMINARY DATASHEET Version 1.00 T February 2014 I Meticom GmbH A L Meticom GmbH Page 1 of 14 Revision History
More informationPI3EQX6801ZDE PI3EQX6801ZDE Evaluation Board Rev.A User Guide Nov. 11, 2011
Contents Introduction Board Operation Power options Device configuration System connection Power-on sequence Board Design Information PCB Schematic PCB Layout Reference PCB BOM List PIEQX0ZDE PIEQX0ZDE
More informationSPT00M SFP+ Copper Transceiver Copper / 30m / 10GBase-T
DATASHEET - REV A SPT00M301000 SFP+ Copper Transceiver Copper / 30m / 10GBase-T #01 Overview SPT00M301000 is a high performance transceiver module for 10x Gigabit Ethernet data links over Category 6a/7
More informationSFP Base-T 10/100/1000Mb Part no: xx
Features: Up to 1.25 Gb/s bi-directional data links Hot-pluggable SFP footprint Low power dissipation(1.05w typical) Compact RJ-45 connector assembly Fully metal enclosure, for lower EMI RoHS compliant
More information40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification
40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-XXAOC Product Specification Features 4 independent full-duplex channels Up to 11.2Gb/s data rate per channel QSFP+ MSA compliant Up to 100m transmission
More information