Memory and Programmable Logic
|
|
- Cornelius Richard
- 5 years ago
- Views:
Transcription
1 Memory and Programmable Logic Memory units allow us to store and/or retrieve information Essentially look-up tables Good for storing data, not for function implementation Programmable logic device (PLD), programmable logic array (PLA), programmable array logic (PAL), and field programmable gate array (FPGA) are devices which allow us to program logic functions More efficient approach to Boolean functions programming refers to the procedure to configure the hardware devices 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 1
2 Random Access Memory (RAM) RAM refers to memory in which access time to all information is constant Sequential Access Memory (SAM) refers to memory in which access time is based on the memory s current location, or by some other physical constraint Eg. Tape Drive, Hard Drive RAM should be referred to as Read/Write Memory or RWM Read Only Memory (ROM), covered later, is also random access memory, by term refers to its storage properties 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 2
3 Random Access Memory Regardless of storage properties, it sometimes isn t necessary to have access to all bits of storage D flip-flops can be interconnected such that we can access all bits in a single clock cycle; this may not be necessary as it is quite expensive Choose to create a memory storage building block where access to bits is limited by a certain amount of bits per clock Limits the amount of wiring to interconnect with this block Makes the block more generic for any design 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 3
4 Random Access Memory RAM devices store information in groups of bits, called a word Can only access a single word in single clock cycle A word is usually in groups of 8 bits (byte) Refer to storage capacity in terms of the number of bytes it can store (eg. MB, GB) 1K = 1000 or 10 3, 1Ki = 1024 or 2 10 The difference can be substantial as values get larger (eg. difference between TB and TiB is 10%) Text books incorrectly states 1K = Roberto Muscedere Images 2013 Pearson Education Inc. 4
5 Random Access Memory Use various input/output ports to communicate with RAM component Data input/output (n bit word) Address input (k bits, 2 k total words) Control lines (Read, Write) In general: When Read asserted, information at the address location will be placed on data output When Write asserted, information at data input will be committed to the address location specified 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 5
6 Random Access Memory Example: 1Ki x 16 RAM 2 10 or 1024 addresses 16 bits (b) per address or 2 bytes (B) RAM size is 16Kib (bits) or 2KiB (bytes) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 6
7 Random Access Memory (Legacy - Unclocked clocked) When no changes are detected on inputs (in a specific amount of time), RAM generates internal clock signals to perform operations Easier to interface with when FF were limited Writing to Legacy RAM Apply all inputs (address, data); Assert Write line Data is committed in a specified amount of time Reading from Legacy RAM Apply address; Assert Read line In a specified amount of time, data should be available on output May also have Memory Enable (ME) or Chip Select (CS) input to disable memory and set output to highimpedance state May also have unified data input/output bus with tri-states controlled by Read/Write and/or ME/CE inputs 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 7
8 Random Access Memory (Modern - Clocked) Modern RAM is clocked On rising/falling edge all inputs are processed; no self clocking; increased performance Operations performed in single clock; must honor timing Writing to Modern RAM Apply all inputs (address, data, write mode) On clock edge RAM begins committing data; complete by next cycle Reading from Modern RAM Apply all inputs (address, read mode) Output will be available before next clock Read/Write lines control enable No bidirectional ports, point-to-point connections 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 8
9 Types of RAMs RWM Volatile (loses value when power removed) Static RAM (SRAM) Uses 6 transistors (6T) to store a bit Dynamic RAM (DRAM) ROM Uses 1 transistor (1T, as a capacitor) to store a bit Requires a refresh (rewrite data) before charge decays Read Only Memory (no write) Non-volatile (values remain after power is removed) Meets required timing for read operation 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 9
10 Inferring Modern SRAM in HDL Define Mem using an array of flip-flops: reg [n-1:0] Mem [0:(1<<k)-1] Coding of always block ensures only ONE write to memory is done in one cycle, or ONE read to memory is done in one cycle Otherwise, flip-flops are used and design gets REALLY BIG Transparent memory when current write value is carried onto output port (ie. DataOut<=DataIn) Otherwise, no change mode, may infer flip-flops for storing old output module myram (CK, Write, Address, DataIn, DataOut); parameter n=4, k=10; input CK, Write; input [k-1:0] Address; input [n-1:0] DataIn; output [n-1:0] DataOut; reg [n-1:0] DataOut; reg [n-1:0] Mem [0:(1<<k)-1]; CK) begin if (Write) begin Mem[Address] <= DataIn; DataOut <= DataIn; end else DataOut <= Mem[Address]; end endmodule 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 10
11 Memory Decoding Need circuits to hold bits being stored Bit Cells (BC) Also need circuits to connect inputs and outputs to BCs Address Decoders Use small memory (4x4) configuration to demonstrate this Use a slightly modified OR gate to simplify diagrams for the array logic 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 11
12 Memory Decoding - Bit Cells Functionally a BC is a D latch with an AND on the output Figure is only a functional model SRAM (6T) and DRAM (1T) When Select and Read/Write are high, the Output will be the contents of the latch, otherwise 0 When Select is high and Read/Write is low, the input is stored in the latch 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 12
13 Use a decoder (2-to-4) to decode the 2 address inputs into 4 select lines Each select line goes into a row of BC Each column has a common data input and output Read/Write is globally connected Outputs of the rows of BCs are connect to the corresponding final OR gate Address decoder requires 2 k AND gates with k inputs per gate Functional model; built with transistors to minimize cost Memory Decoding - Internal Construction 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 13
14 Memory Decoding - Coincident Decoding To try to minimize the address decoding circuit, we can use 2 k/2 decoders with two sets of decoding lines: column and row Example: 1024 x 32 RAM Intersection of column and row select lines contains a n*bc 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 14
15 Memory Decoding - Address Multiplexing DRAMs use fewer transistors More densely packed More address bits More pins Use address multiplexing to reduce pin count Requires two steps to load address (RAS and CAS) Sequential memory access only requires CAS be loaded on each cycle as previous row address are the same CAS and RAS also allowed for user controlled refreshing Some DRAMS perform auto refresh 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 15
16 Error Detection and Correction: Hamming Code Higher density transistors increases chances for bit errors Given n data bits, use k data bits to generate parity to detect and locate a single error Only use data bits to generate parity p1 = XOR(d1,d2,d4,d5,d7,d9,d11) p2 = XOR(d1,d3,d4,d6,d7,d10,d11) p4 = XOR(d2,d3,d4,d8,d9,d10,d11) p8 = XOR(d5,d6,d7,d8,d9,d10,d11) Bit position Encoded data bits p1 p2 d1 p4 d2 d3 d4 p8 d5 d6 d7 d8 d9 d10 d11 p16 p1 X X X X X X X X Parity p2 X X X X X X X X bit p4 X X X X X X X X coverage p8 X X X X X X X X p16 X 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 16
17 Error Detection and Correction: Hamming Code Check parity with all bits: c1 = XOR(p1,d1,d2,d4,d5,d7,d9,d11) c2 = XOR(p2,d1,d3,d4,d6,d7,d10,d11) c4 = XOR(p4,d2,d3,d4,d8,d9,d10,d11) c8 = XOR(p8,d5,d6,d7,d8,d9,d10,d11) C = c8c4c2c1 (combine bits) If C=0000, no error, otherwise C is bit position of error Bit position Encoded data bits p1 p2 d1 p4 d2 d3 d4 p8 d5 d6 d7 d8 d9 d10 d11 p16 p1 X X X X X X X X Parity p2 X X X X X X X X bit p4 X X X X X X X X coverage p8 X X X X X X X X p16 X 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 17
18 Read-Only Memory (ROM) Non-volatile storage of binary information A read-only RAM (random access memory) No write lines, no data inputs, may have a ME/CE with tristate output bus k input address bits, n output data bits ROMs are usually small (<1MB) Typically used for code for small devices or startup code 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 18
19 Read-Only Memory (ROM) Example: 32 x 8 ROM (k=5, n=8) Inputs are decoded using a 5-to-32 decoder to generate an output for each memory address Each decoder output line MAY BE connected to one of the inputs of the OR gates OR gates require 32 inputs each Functional model; not built using OR gates as it doesn t scale well; use tri-states instead 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 19
20 Read-Only Memory (ROM) All cross-points are programmable depending on type of ROM (see later) Example: Use table to populate ROM When output bit is: 0: no connection 1: a connection is made (shown by X) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 20
21 ROM: Combinational Circuits 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 21
22 Types of ROMs Creation of 0 or 1 depends on technology eg. Presence or lack of transistor(s), connected or blown fuse, etc. 1. Masked Transistors placed during manufacturing to create output Expensive; economical for large quantities 2. Programmable (PROM) One time programmable Fuses blown to create output 3. Electrically Programmable (EPROM) Field used to set or clear output by higher voltage Requires UV light to erase or reset (1 hour exposure) 4. Electrically Erasable (EEPROM, NOR) Similar to EPROM, but uses regular voltage to program AND erase Good for changing a few bytes at a time 5. Flash (NAND) Similar to EEPROM, but uses larger blocks of bits (>16K) Must erase whole block (slow) before programming 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 22
23 Combinational Programmable AND-OR sum-ofproduct implementation PROM has a fixed AND array and programmable OR array PAL has programmable AND array and fixed OR array PLA has programmable AND and OR array Logic Devices (PLDs( PLDs) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 23
24 Programmable Logic Array (PLA) Similar in concept to a PROM, except the PLA does not provide full decoding of the variables and does not generate all the minterms PROM s decoder is replaced by an array of AND gates that can be programmed to generate any product term of the input variables Limited number of product terms The product terms are then connected to OR gates to provide the sum of products for the required Boolean functions Limited number of OR gates 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 24
25 Programmable Logic Array (PLA) Example: F 1 = AB' + AC + A'BC' F 2 = (AC + BC) OR outputs may go to an XOR gate which can invert the output PLA functions can be easily described in tabular form 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 25
26 PLA: Example Inputs: 1 connection to input, 0 connection to complement of input, - is no connection Outputs: 1 connection to OR, - no connection (T) OR output direct or true, (C) OR output complemented 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 26
27 Programmable Array Logic (PAL) PLD with a programmable AND array and a fixed OR array Easier to program than the PLA, but not as flexible Figure shows logic configuration of a typical PAL with four inputs and four outputs Each input has a buffer inverter gate Each AND gate has multiple (ie. 10) programmable input connections Each major section is composed of three programmable AND gates and one fixed OR gate One of the outputs is connected to a buffer inverter gate and then fed back into two inputs of the AND gates 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 27
28 Programmable Array Logic (PAL) Commercial PAL devices contain more gates The output terminals are sometimes driven by three-state buffers or inverters The Boolean functions must be simplified to fit into each section A product term cannot be shared among two or more OR gates The number of product terms in each section is fixed (ie. 3) If the number of terms in the function is too large, it may be necessary to use two sections to implement one Boolean function (ie. Use F1 to drive F2) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 28
29 PAL: Example w(a, B, C, D) = (2,12,13) = ABC' + A'B'CD' x(a, B, C, D) = (7,8,9,10,11,12,13,14,15) = A + BCD y(a, B, C, D) = (0,2,3,4,5,6,7,8,10,11,15) = A'B + CD + B'D' z(a, B, C, D) = (1,2,8,12,13) = ABC' + A'B'CD' + AC'D' + A'B'C'D = w + AC'D' + A'B'C'D 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 29
30 Sequential PLDs (SPLDs) Includes a FF in addition to AND- OR array Example: PAL with FF Registered PAL Each section is called a macrocell 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 30
31 Complex PLDs (CPLDs) Multiple SPLDs connected together Switch Matrix allow all components to interconnect I/O blocks allow connections to external pins and can be programmed to be tri-state, input, or output Manufacturers take different approaches to general architecture 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 31
32 Field-Programmable Gate Consists of an array of configurable logic blocks (CLBs), a variety of local and global routing resources, and input/output blocks (IOBs) Programmable I/O buffers, SRAM based configuration Xilinx (1985) specific, others similar in design Arrays (FPGAs( FPGAs) 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 32
33 Xilinx CLBs Xilinx CLBs have evolved over time XC2000 has two 4-bit function generators, and a single storage element XC3000 has two 5-bit function generators, and two storage elements XC4000 has two 4-bit function generators which can be joined or independent, configured as RAM, two storage elements, carry logic to improve arithmetic, better FF control Far newer devices available 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 33
34 XC2000 CLB X Inputs A B C D Combinatorial Logic G F D S Q Outputs Y K R Clock 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 34 K Information only, not on exam.
35 XC3000 CLB DATA IN DI 0 MUX D Q F 1 DIN G LOGIC VARIABLES A B C D QX COMBINATORIAL FUNCTION F RD QX F X CLB OUTPUTS E QY G G Y F QY DIN G 0 MUX D Q 1 ENABLE CLOCK EC RD 1 (ENABLE) CLOCK K DIRECT RESET RD 0 (INHIBIT) (GLOBAL RESET) Information only, not on exam Roberto Muscedere Images 2013 Pearson Education Inc. 35
36 XC4000 CLB C1 C2 C3 C4 H1 DIN S/R EC Information only, not on exam. G4 S/R CONTROL G3 G2 LOGIC FUNCTION OF G1-G4 G' DIN F' G' H' D SD Q XQ G1 LOGIC FUNCTION OF H' F', G', AND H1 G' H' 1 EC RD X F4 F3 F2 LOGIC FUNCTION OF F1-F4 F' DIN F' G' H' S/R CONTROL D SD Q YQ F1 K (CLOCK) 1 EC RD H' F' Y 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 36
37 Interconnect Resources Series of interconnecting lies (single-length, double-length, long, direct) offer various connections between CLBs/IOBs near by and far away Switch Matrix is comprised of 8 programmable interconnect points (PIPs) Offers a selected set of routing configurations Six Pass Transistors Per Switch Matrix Interconnect Point 2018 Roberto Muscedere Images 2013 Pearson Education Inc. 37
38 Additional FPGA Resources Modern FPGAs also include: RAMs Distributed RAMs (unclocked SRAMs; from CLBs) Block RAMs (large clocked SRAMs) Can be parallelized to create larger configurations Digital Signal Processing (DSP) blocks Arithmetic components (Add/Sub/Multi/Divide/etc) Better than implementing in CLBs Hard-core components Full CPUs, Memory controllers, Ethernet controllers, Video controllers, High-Speed Serial Transceivers, etc Roberto Muscedere Images 2013 Pearson Education Inc. 38
Lecture 13: Memory and Programmable Logic
Lecture 13: Memory and Programmable Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Introduction Random Access Memory Memory
More informationMemory and Programmable Logic
Digital Circuit Design and Language Memory and Programmable Logic Chang, Ik Joon Kyunghee University Memory Classification based on functionality ROM : Read-Only Memory RWM : Read-Write Memory RWM NVRWM
More informationTopics. Midterm Finish Chapter 7
Lecture 9 Topics Midterm Finish Chapter 7 ROM (review) Memory device in which permanent binary information is stored. Example: 32 x 8 ROM Five input lines (2 5 = 32) 32 outputs, each representing a memory
More informationUnit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Unit 6.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2. Logic Logic and Computer Design Fundamentals Part Implementation
More informationPresentation 4: Programmable Combinational Devices
Presentation 4: Programmable Combinational Devices Asst. Prof Dr. Ahmet ÖZKURT DEUEEE Based on the Presentation by Prof. Kim, Young Ho Dept. of Information Computer Engineering E-mail : yhkim@hyowon.cs.pusan.ac.kr
More informationUNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents Memory: Introduction, Random-Access memory, Memory decoding, ROM, Programmable Logic Array, Programmable Array Logic, Sequential programmable
More informationMEMORY AND PROGRAMMABLE LOGIC
MEMORY AND PROGRAMMABLE LOGIC Memory is a device where we can store and retrieve information It can execute a read and a write Programmable Logic is a device where we can store and retrieve information
More informationMemory and Programmable Logic
Memory and Programmable Logic Mano & Ciletti Chapter 7 By Suleyman TOSUN Ankara University Outline RAM Memory decoding Error detection and correction ROM Programmable Logic Array (PLA) Programmable Array
More informationUNIT V (PROGRAMMABLE LOGIC DEVICES)
UNIT V (PROGRAMMABLE LOGIC DEVICES) Introduction There are two types of memories that are used in digital systems: Random-access memory(ram): perform both the write and read operations. Read-only memory(rom):
More informationConcept of Memory. The memory of computer is broadly categories into two categories:
Concept of Memory We have already mentioned that digital computer works on stored programmed concept introduced by Von Neumann. We use memory to store the information, which includes both program and data.
More informationELCT 912: Advanced Embedded Systems
Advanced Embedded Systems Lecture 2: Memory and Programmable Logic Dr. Mohamed Abd El Ghany, Memory Random Access Memory (RAM) Can be read and written Static Random Access Memory (SRAM) Data stored so
More informationCSEE 3827: Fundamentals of Computer Systems. Storage
CSEE 387: Fundamentals of Computer Systems Storage The big picture General purpose processor (e.g., Power PC, Pentium, MIPS) Internet router (intrusion detection, pacet routing, etc.) WIreless transceiver
More informationPROGRAMMABLE LOGIC DEVICES
PROGRAMMABLE LOGIC DEVICES Programmable logic devices (PLDs) are used for designing logic circuits. PLDs can be configured by the user to perform specific functions. The different types of PLDs available
More informationCHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES This chapter in the book includes: Objectives Study Guide 9.1 Introduction 9.2 Multiplexers 9.3 Three-State Buffers 9.4 Decoders and Encoders
More informationFig. 6-1 Conventional and Array Logic Symbols for OR Gate
6- (a) Conventional symbol (b) Array logic symbol Fig. 6- Conventional and Array Logic Symbols for OR Gate 2 Prentice Hall, Inc. 6-2 k address lines Read n data input lines emory unit 2 k words n bits
More informationEECS150 - Digital Design Lecture 16 Memory 1
EECS150 - Digital Design Lecture 16 Memory 1 March 13, 2003 John Wawrzynek Spring 2003 EECS150 - Lec16-mem1 Page 1 Memory Basics Uses: Whenever a large collection of state elements is required. data &
More informationEECS150 - Digital Design Lecture 16 - Memory
EECS150 - Digital Design Lecture 16 - Memory October 17, 2002 John Wawrzynek Fall 2002 EECS150 - Lec16-mem1 Page 1 Memory Basics Uses: data & program storage general purpose registers buffering table lookups
More informationProgrammable Logic Devices UNIT II DIGITAL SYSTEM DESIGN
Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN 2 3 4 5 6 7 8 9 2 3 4 5 6 7 8 9 2 Implementation in Sequential Logic 2 PAL Logic Implementation Design Example: BCD to Gray Code Converter A B
More informationEvolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic
ECE 42/52 Rapid Prototyping with FPGAs Dr. Charlie Wang Department of Electrical and Computer Engineering University of Colorado at Colorado Springs Evolution of Implementation Technologies Discrete devices:
More informationProgrammable Logic Devices
Programmable Logic Devices Programmable Logic Devices Fig. (1) General structure of PLDs Programmable Logic Device (PLD): is an integrated circuit with internal logic gates and/or connections that can
More informationDIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
More informationI 4 I 3 I 2 I 1 I 0 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 T-125. ROM Truth Table (Partial) 1997 by Prentice-Hall, Inc.
997 by Prentice-Hall, Inc. ano & Kime Upper Saddle River, New Jersey 7458 T-5 Inputs Outputs I 4 I 3 I I I A 7 A 6 A 5 A 4 A 3 A A A...... RO Truth Table (Partial) 997 by Prentice-Hall, Inc. ano & Kime
More informationFPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011
FPGA for Complex System Implementation National Chiao Tung University Chun-Jen Tsai 04/14/2011 About FPGA FPGA was invented by Ross Freeman in 1989 SRAM-based FPGA properties Standard parts Allowing multi-level
More informationPROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES
PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES. psa. rom. fpga THE WAY THE MODULES ARE PROGRAMMED NETWORKS OF PROGRAMMABLE MODULES EXAMPLES OF USES Programmable
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More informationDigital Design, Kyung Hee Univ. Chapter 7. Memory and Programmable Logic
Chapter 7. Memory and Programmable Logic 1 7.1 Introduction Memory unit: A device to which binary information is transferred for storage and from which information is retrieved when needed for processing
More informationOutline. Field Programmable Gate Arrays. Programming Technologies Architectures. Programming Interfaces. Historical perspective
Outline Field Programmable Gate Arrays Historical perspective Programming Technologies Architectures PALs, PLDs,, and CPLDs FPGAs Programmable logic Interconnect network I/O buffers Specialized cores Programming
More informationLSN 6 Programmable Logic Devices
LSN 6 Programmable Logic Devices Department of Engineering Technology LSN 6 What Are PLDs? Functionless devices in base form Require programming to operate The logic function of the device is programmed
More informationSummer 2003 Lecture 18 07/09/03
Summer 2003 Lecture 18 07/09/03 NEW HOMEWORK Instruction Execution Times: The 8088 CPU is a synchronous machine that operates at a particular clock frequency. In the case of the original IBM PC, that clock
More informationSemiconductor Memories: RAMs and ROMs
Semiconductor Memories: RAMs and ROMs Lesson Objectives: In this lesson you will be introduced to: Different memory devices like, RAM, ROM, PROM, EPROM, EEPROM, etc. Different terms like: read, write,
More informationWilliam Stallings Computer Organization and Architecture 6th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory Semiconductor Memory Types Semiconductor Memory RAM Misnamed as all semiconductor memory is random access
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - IV Sequential Logic II Memory and Programmable Logic: Random Access Memory memory decoding error detection and correction Read Only Memory Programmable Logic Arrays Programmable Array Logic. PRE-REQUISITE
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220. PROGRAMMABLE LOGIC DEVICES (PLDs)
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220 PROGRAMMABLE LOGIC DEVICES (PLDs) A PLD, or programmable logic device, is an electronic component that is used
More informationPLAs & PALs. Programmable Logic Devices (PLDs) PLAs and PALs
PLAs & PALs Programmable Logic Devices (PLDs) PLAs and PALs PLAs&PALs By the late 1970s, standard logic devices were all the rage, and printed circuit boards were loaded with them. To offer the ultimate
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 3: Memory and Programmable Logic (continue) Dr. Mohamed Abd El Ghany, Memory Model 32-bit address space can address up to 4 GB (2 32 ) different memory locations 0x00000000
More informationOrganization. 5.1 Semiconductor Main Memory. William Stallings Computer Organization and Architecture 6th Edition
William Stallings Computer Organization and Architecture 6th Edition Chapter 5 Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization 5.1 Semiconductor Main Memory
More informationDigital Logic & Computer Design CS Professor Dan Moldovan Spring 2010
Digital Logic & Computer Design CS 434 Professor Dan Moldovan Spring 2 Copyright 27 Elsevier 5- Chapter 5 :: Digital Building Blocks Digital Design and Computer Architecture David Money Harris and Sarah
More informationECE 331 Digital System Design
ECE 331 Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals of Logic
More informationComputer Structure. Unit 2: Memory and programmable devices
Computer Structure Unit 2: Memory and programmable devices Translated from Francisco Pérez García (fperez at us.es) by Mª Carmen Romero (mcromerot at us.es, Office G1.51, 954554324) Electronic Technology
More informationEECS 150 Homework 7 Solutions Fall (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are:
Problem 1: CLD2 Problems. (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are: C 0 = A + BD + C + BD C 1 = A + CD + CD + B C 2 = A + B + C + D C 3 = BD + CD + BCD + BC C 4
More informationRead and Write Cycles
Read and Write Cycles The read cycle is shown. Figure 41.1a. The RAS and CAS signals are activated one after the other to latch the multiplexed row and column addresses respectively applied at the multiplexed
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 13
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 13 COMPUTER MEMORY So far, have viewed computer memory in a very simple way Two memory areas in our computer: The register file Small number
More informationCOMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)
COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session
More informationMemory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa
Memory & Logic Array Lecture # 23 & 24 By : Ali Mustafa Memory Memory unit is a device to which a binary information is transferred for storage. From which information is retrieved when needed. Types of
More informationSECTION-A
M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device
More informationCombinational Circuits
Combinational Circuits Combinational circuit consists of an interconnection of logic gates They react to their inputs and produce their outputs by transforming binary information n input binary variables
More informationOverview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM
Memories Overview Memory Classification Read-Only Memory (ROM) Types of ROM PROM, EPROM, E 2 PROM Flash ROMs (Compact Flash, Secure Digital, Memory Stick) Random Access Memory (RAM) Types of RAM Static
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD
More informationRead-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards
Points Addressed in this Lecture Lecture 7: ROM Programmable Logic Devices Professor Peter Cheung Department of EEE, Imperial College London Read-only memory Implementing logic with ROM Programmable logic
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 4: Memory Hierarchy Memory Taxonomy SRAM Basics Memory Organization DRAM Basics Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering
More informationMemory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University
Memory Overview Curtis Nelson Walla Walla University Overview - Memory Types n n n Magnetic tape (used primarily for long term archive) Magnetic disk n Hard disk (File, Directory, Folder) n Floppy disks
More informationMemory. Outline. ECEN454 Digital Integrated Circuit Design. Memory Arrays. SRAM Architecture DRAM. Serial Access Memories ROM
ECEN454 Digital Integrated Circuit Design Memory ECEN 454 Memory Arrays SRAM Architecture SRAM Cell Decoders Column Circuitry Multiple Ports DRAM Outline Serial Access Memories ROM ECEN 454 12.2 1 Memory
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationComputer Organization and Assembly Language (CS-506)
Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure
More informationFPGA. Logic Block. Plessey FPGA: basic building block here is 2-input NAND gate which is connected to each other to implement desired function.
FPGA Logic block of an FPGA can be configured in such a way that it can provide functionality as simple as that of transistor or as complex as that of a microprocessor. It can used to implement different
More information(Advanced) Computer Organization & Architechture. Prof. Dr. Hasan Hüseyin BALIK (5 th Week)
+ (Advanced) Computer Organization & Architechture Prof. Dr. Hasan Hüseyin BALIK (5 th Week) + Outline 2. The computer system 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science
More informationInjntu.com Injntu.com Injntu.com R16
1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationSistemas Digitais I LESI - 2º ano
Sistemas Digitais I LESI - 2º ano Lesson 9 - Memory, CPLDs and FPGAs Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA - Memory - Any sequential
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationModel EXAM Question Bank
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI Department of Information Technology Model Exam -1 1. List the main difference between PLA and PAL. PLA: Both AND and OR arrays are programmable
More informationRandom Access Memory (RAM)
Random Access Memory (RAM) EED2003 Digital Design Dr. Ahmet ÖZKURT Dr. Hakkı YALAZAN 1 Overview Memory is a collection of storage cells with associated input and output circuitry Possible to read and write
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market
More information8051 INTERFACING TO EXTERNAL MEMORY
8051 INTERFACING TO EXTERNAL MEMORY Memory Capacity The number of bits that a semiconductor memory chip can store Called chip capacity It can be in units of Kbits (kilobits), Mbits (megabits), and so on
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationChapter 13 Programmable Logic Device Architectures
Chapter 13 Programmable Logic Device Architectures Chapter 13 Objectives Selected areas covered in this chapter: Describing different categories of digital system devices. Describing different types of
More informationMicrocontroller Systems. ELET 3232 Topic 11: General Memory Interfacing
Microcontroller Systems ELET 3232 Topic 11: General Memory Interfacing 1 Objectives To become familiar with the concepts of memory expansion and the data and address bus To design embedded systems circuits
More informationAddress connections Data connections Selection connections
Interface (cont..) We have four common types of memory: Read only memory ( ROM ) Flash memory ( EEPROM ) Static Random access memory ( SARAM ) Dynamic Random access memory ( DRAM ). Pin connections common
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationIntroduction to Programmable Logic Devices (Class 7.2 2/28/2013)
Introduction to Programmable Logic Devices (Class 7.2 2/28/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Today s Topics Complexity issues Implementation
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 6 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI 1 Contents FPGA Technology Programmable logic Cell (PLC) Mux-based cells Look up table PLA
More informationMemory Pearson Education, Inc., Hoboken, NJ. All rights reserved.
1 Memory + 2 Location Internal (e.g. processor registers, cache, main memory) External (e.g. optical disks, magnetic disks, tapes) Capacity Number of words Number of bytes Unit of Transfer Word Block Access
More informationEND-TERM EXAMINATION
(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum
More informationCREATED BY M BILAL & Arslan Ahmad Shaad Visit:
CREATED BY M BILAL & Arslan Ahmad Shaad Visit: www.techo786.wordpress.com Q1: Define microprocessor? Short Questions Chapter No 01 Fundamental Concepts Microprocessor is a program-controlled and semiconductor
More information+1 (479)
Memory Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Memory Arrays Memory Arrays Random Access Memory Serial
More informationECSE-2610 Computer Components & Operations (COCO)
ECSE-2610 Computer Components & Operations (COCO) Part 18: Random Access Memory 1 Read-Only Memories 2 Why ROM? Program storage Boot ROM for personal computers Complete application storage for embedded
More informationFYSE420 DIGITAL ELECTRONICS. Lecture 7
FYSE420 DIGITAL ELECTRONICS Lecture 7 1 [1] [2] [3] DIGITAL LOGIC CIRCUIT ANALYSIS & DESIGN Nelson, Nagle, Irvin, Carrol ISBN 0-13-463894-8 DIGITAL DESIGN Morris Mano Fourth edition ISBN 0-13-198924-3
More informationSection 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8
Section 6 Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8 Types of memory Two major types of memory Volatile When power to the device is removed
More informationMemory & Simple I/O Interfacing
Chapter 10 Memory & Simple I/O Interfacing Expected Outcomes Explain the importance of tri-state devices in microprocessor system Distinguish basic type of semiconductor memory and their applications Relate
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 30 Random Access Memory (RAM) Overview Memory is a collection of storage cells with associated input and output circuitry Possible to read
More informationMemories. Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu.
Memories Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu http://www.syssec.ethz.ch/education/digitaltechnik_17 Adapted from Digital Design and Computer Architecture, David Money Harris & Sarah
More informationUMBC. Select. Read. Write. Output/Input-output connection. 1 (Feb. 25, 2002) Four commonly used memories: Address connection ... Dynamic RAM (DRAM)
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash (EEPROM) Static RAM (SRAM) Dynamic RAM (DRAM) Generic pin configuration: Address connection
More informationReview: Chip Design Styles
MPT-50 Introduction to omputer Design SFU, Harbour entre, Spring 007 Lecture 9: Feb. 6, 007 Programmable Logic Devices (PLDs) - Read Only Memory (ROM) - Programmable Array Logic (PAL) - Programmable Logic
More informationECE 341. Lecture # 16
ECE 341 Lecture # 16 Instructor: Zeshan Chishti zeshan@ece.pdx.edu November 24, 2014 Portland State University Lecture Topics The Memory System Basic Concepts Semiconductor RAM Memories Organization of
More informationECE 2300 Digital Logic & Computer Organization
ECE 2300 Digital Logic & Computer Organization Spring 201 Memories Lecture 14: 1 Announcements HW6 will be posted tonight Lab 4b next week: Debug your design before the in-lab exercise Lecture 14: 2 Review:
More informationCS 320 February 2, 2018 Ch 5 Memory
CS 320 February 2, 2018 Ch 5 Memory Main memory often referred to as core by the older generation because core memory was a mainstay of computers until the advent of cheap semi-conductor memory in the
More informationFPGA Implementations
FPGA Implementations Smith Text: Chapters 4-8 Online version at: http://www10.edacafe.com/book/asic/asics.php Topic outline Chapter 4 Programmable ASIC technologies Chapter 5 Programmable logic cells Chapter
More informationProgrammable Logic Devices (PLDs)
Programmable Logic Devices (PLDs) 212: Digital Design I, week 13 PLDs basically store binary information in a volatile/nonvolatile device. Data is specified by designer and physically inserted (Programmed)
More informationCONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)
CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...
More informationINTRODUCTION TO FPGA ARCHITECTURE
3/3/25 INTRODUCTION TO FPGA ARCHITECTURE DIGITAL LOGIC DESIGN (BASIC TECHNIQUES) a b a y 2input Black Box y b Functional Schematic a b y a b y a b y 2 Truth Table (AND) Truth Table (OR) Truth Table (XOR)
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More informationProgrammable Logic Devices. Programmable Read Only Memory (PROM) Example
Programmable Logic Devices Programmable Logic Devices (PLDs) are the integrated circuits. They contain an array of AND gates & another array of OR gates. There are three kinds of PLDs based on the type
More informationCode No: 07A3EC03 Set No. 1
Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,
More informationReview: Timing. EECS Components and Design Techniques for Digital Systems. Lec 13 Storage: Regs, SRAM, ROM. Outline.
Review: Timing EECS 150 - Components and Design Techniques for Digital Systems Lec 13 Storage: Regs,, ROM David Culler Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~culler
More informationCHAPTER X MEMORY SYSTEMS
CHAPTER X-1 CHAPTER X CHAPTER X READ MEMORY NOTES ON COURSE WEBPAGE CONSIDER READING PAGES 285-310 FROM MANO AND KIME OTHER USEFUL RAM MATERIAL AT ARS TECHNICA CHAPTER X-2 INTRODUCTION -INTRODUCTION A
More informationChapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>
Chapter 5 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 5 Chapter 5 :: Topics Introduction Arithmetic Circuits umber Systems Sequential Building
More information! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 2: April 5, 26 Memory Overview, Memory Core Cells Lecture Outline! Memory Overview! ROM Memories! RAM Memory " SRAM " DRAM 2 Memory Overview
More informationPrinciples of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.
Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)
More information