Tutorial Introduction
|
|
- Allyson Dorothy Quinn
- 5 years ago
- Views:
Transcription
1 Tutorial Introduction PURPOSE: This tutorial describes the key features of the DSP56300 family of processors. OBJECTIVES: Describe the main features of the DSP 24-bit core. Identify the features and functions of the peripherals and related applications. Describe the DSP56300 peripheral data transfer methods, I/O functions, and memory. CONTENTS: 19 pages 4 questions LEARNING TIME: 25 minutes In this tutorial, we ll examine the key features that make the DSP56300 family a market leader. In particular, we ll examine the 24-bit core architecture, the main peripherals, and related applications. We ll also discuss peripheral data transfers, I/O functions, and memory. 4
2 DSP Core Peripheral Expansion Area Memory Expansion Area Address Generation Unit Six Channel DMA Unit Bootstrap ROM Internal Data Bus Switch P IO_EB PM_EB YDB XDB PDB GDB YAB XAB PAB 24-Bit DSP56300 Core DDB DAB XM_EB YM_EB External Address Bus Switch External Bus Interface and I - Cache Control External Data Bus Switch 18 Address 11 Control 24 Data Clock Generator EXTAL XTAL RESET PINIT/NMI PLL PCAP Program Control Unit MODA/IRQA MODB/IRQB MODC/IRQC MODD/IRQD Data ALU bit MAC Two 56-bit Accumulators 56-bit Barrel Shifter Power Management JTAG OnCE DE 5 Let s begin with a look at the DSP core. The three main functional units of the core processor are the AGU, PCU, and Data ALU. Other features include clocks and the JTAG interface. Each DSP56300 device implements the DSP56300 core with a unique configuration of on-chip memory, cache, and peripherals. The Address Generation Unit (AGU) uses integer arithmetic to calculate the effective address of address data operands in memory. It also contains the registers that generate the addresses. The AGU implements four types of arithmetic: linear, modulo, multiple wrap-around modulo, and reverse-carry. The Program Control Unit (PCU) performs instruction pre-fetch, instruction decoding, hardware do-loop control, and exception processing. The Data Arithmetic Logic Unit (ALU) performs all arithmetic and logical operations on data operands in the core. The Clock/Phase Locked Loop (PLL) allows the processor to operate at a high internal clock frequency using a low frequency clock input. It reduces costs by eliminating the need for external oscillators in the system. The Joint Test Action Group Port / On-Chip Emulator, or JTAG/OnCE, provides a means of interacting with the DSP core and its peripherals. This enables you to examine registers, memory, or on-chip peripherals, thus facilitating hardware and software development. JTAG allows the designer to perform boundary scan operations to test circuit-board electrical continuity. It provides a means of entering debug mode and various other test capabilities. The JTAG and OnCE registers are accessible only through external signals. The registers are not memorymapped. Note that you can access a detailed view of the DSP56300 block diagram using the reference button on page 20.
3 Peripherals The DSP I/O peripherals are shown here. These consist of an 8-bit parallel Host Interface (HI08), two Enhanced Synchronous Serial Interfaces (ESSI), a Serial Communications Interface (SCI), and a Triple Timer module. The HI08 is a one-byte port that provides glueless communication between the DSP and a host processor for advanced input/output. The DSP56301 features a 32-bit host interface, while all other products in this family feature the HI08. The two ESSIs are full-duplex ports used for serial communications with standard data converters, DSP's, microprocessors, and SPIs. The ESSIs provide multiplexed serial connections. The SCI is a duplex port that supports serial communications with DSP's, controllers, and other peripherals. The SCI is used for simple input/output. The Triple Timer module is actually three independent, general-purpose timers. These timers provide general timing and measurement functions, as well as pulse-width modulation and watchdog applications. Each peripheral features multiple operating modes all under programmer control. Programming models contain the control and data registers used to initialize and apply each peripheral. In addition to providing industry standard interfaces, each of these peripherals can be configured to provide one or more GPIO signals, up to 34 total.
4 Peripheral Data Transfer Methods Polling Easiest method to implement Requires a large amount of core processing power Core polls peripheral control registers Interrupts Configure using peripheral registers Core can process other routines while waiting for data I/O Peripherals trigger interrupt when data is ready to be transferred Requires additional code - interrupt service routines Direct Memory Access (DMA) Controller Configured using DMA control registers Permits data transfers and I/O without core intervention DMA moves data to/from peripheral transmit/receive registers Uses dedicated address and data buses and internal memory partitioning The three methods for peripheral data transfers are polling, interrupts, and direct memory access. Polling is the easiest method to implement. Peripheral control registers provide bits that tell the core when data is ready to be transferred to or from the peripheral. The core polls these bits to determine when to interact with the peripheral. Since the core cannot be involved in other processing activities while it is polling, this transfer method requires a large amount of core processing power. Also, for proper operation of data transfers, the DSP56300 core must write to empty transmit buffers and read from full receive buffers. With the interrupt method, an interrupt is generated when data is ready to be transferred to or from the peripheral device. Interrupts require more code than polling, but the core can process other routines while waiting for data I/O. To configure interrupts, first setup the interrupt routine and then enable interrupts. Events that change bits in the peripheral control registers can then trigger the interrupt. Depending on the peripheral, two to six peripheral interrupt sources are available to the programmer. The Direct Memory Access (DMA) controller permits data transfers between memory and I/O without intervention from the DSP56300 core. This includes data transfers from any combination of internal/external memory and internal/external I/O. Dedicated DMA address and data buses and internal memory partitioning provide a high level of isolation, so that DMA operations don t interfere or slow down core operations. The DMA moves data to and from the peripheral transmit and receive registers. You configure sources and destinations of data transfers using the DMA control registers. Depending on the peripheral, you will find one to four peripheral request sources available. Note that we ll discuss the DMA Controller in more detail later in the tutorial.
5 Question Which type of peripheral data transfer uses dedicated address and data buses and transfers data without core intervention? Click on your choice. a) DMA Controller b) Interrupts c) Polling Let s check your understanding of the material presented so far with a question. Which type of peripheral data transfer uses dedicated address and data buses to transfer data without core intervention? Click on your choice. Answer: The DMA Controller transfers data without core intervention. It uses dedicated address and data buses, so that DMA operations do not interfere with core operations.
6 8-bit parallel Host Interface (HI08) Next, let s look at each peripheral in more detail, beginning with the HI08. This example shows how the DSP56300 can be used with a master processor, such as the MPC860, for voice compression through the HI08. The HI08 interface provides glueless or minimal glue logic connection for the most popular buses and processors. It includes programmable pin polarity and functionality, including multiplex address and data buses. It also supports mixed 8-, 16-, and 24-bit data transfers. Note that HI08 data transfers can be handled by software polling, interrupts, or DMA.
7 Enhanced Synchronous Serial Interfaces (ESSI) Each ESSI is a full-duplex serial port that provides serial communication with a variety of serial devices, including industry-standard data converters, other DSPs, microprocessors, and peripherals that implement Serial Peripheral Interface (SPI). This example shows how ESSIs can be used in a video conferencing application. The ESSI s capabilities include: Independent (asynchronous) or shared (synchronous) transmit and receive sections, with separate or shared internal/external clocks, One receiver and three transmitters per ESSI, Normal mode of operation using frame sync, Network mode of operation with as many as 32 time slots, Programmable word length (8, 12, 16, 24, or 32 bits), and Program options for frame synchronization and clock generation. Since each ESSI unit can be configured with one receiver and three transmitters, the two units can be used together for surround sound applications, which require two digital input channels and six digital output channels.
8 Networking the ESSI The ESSI network mode allows more than one time slot per frame. Up to 32 data words can be transferred for each frame sync. When the ESSI is in network mode, the DC bits in Control Register A, CRA (bits 0:4), define the number of time slots per frame minus one. You can select between 2 and 32 time slots per frame. Note that when the DC bits are cleared, the ESSI is reserved for on-demand mode, which does not generate a periodic frame sync.
9 Serial Communications Interface (SCI) Next, let s discuss the SCI. The SCI interfaces to peripherals that use TTL-level signals without additional logic. With a small amount of additional logic, the SCI can connect to peripheral interfaces that have non-ttl level signals. The SCI consists of separate transmit and receive sections that can operate asynchronously with respect to each other. A programmable baud-rate generator provides the transmit and receive clocks. The figure shows a typical application of the SCI port - an analog modem. In this application, data originates in the user s PC and enters the SCI port via the UART. The DSP then processes and converts the data and sends it out to the ESSI port for transmission to the phone network.
10 Triple Timer Module 21-bit prescaler 3 independent timers: Functions as timer or GPIO Uses internal or external clocking Can interrupt DSP Can trigger DMA transfers Can signal external device Timer registers Timer Load Register (TLR) Timer Compare Register (TCPR) Timer Count Register (TCR) The triple timer is composed of a common 21-bit prescaler and three independent general-purpose 24-bit timers, each with its own memory-mapped register set. Each timer has the following characteristics: A signal that can function as either a GPIO signal or a timer signal, The ability to use internal or external clocking, to interrupt the DSP, or to trigger DMA transfers after a specified number of events, and The ability to signal an external device after counting internal events. Each timer connects to the external world through one bi-directional signal and can operate in one of several modes. When this signal is configured as an input, the timer functions as an external event counter. It can also measure the pulse width or period of the external signal. When the signal is used as an output, the timer can function as a timer, a watchdog, or a pulse width modulator. This diagram shows the general relationship between the timer control registers and the time continuum. The timer registers include the Timer Load Register (TLR), Timer Compare Register (TCPR), and Timer Count Register (TCR). The register values can be combined in many ways to change the timer I/O signals. The waveform shown here is a pulse, but the signal can also be toggled. To schedule an event, calculate the clock cycles required before the event and set the TLR and TCPR registers accordingly. In all modes, if the TRM bit in the TCSR is cleared, the counter operates as a free-running counter.
11 Question Which of the following statements describes the ESSI port? Select all that apply and then click Done. I) Provides glueless logic between the DSP and host processor I) Includes one receiver and four transmitters that operate asynchronously C) Includes programmable word length I) Interfaces with peripherals that use TTL logic C) Operates in normal mode or network mode C) Provides multiplexed serial connections with other DSPs Done Here s another question for you. Which of the following statements describes the ESSI port? Select all that apply and then click Done. Answer: The ESSI provides multiplexed serial connections with other DSPs. It operates in normal mode or network mode, and includes a programmable word length. Note that each ESSI includes one receiver and three transmitters.
12 GPIO Configuration HI08-16 signals ESSI - 6 signals ESSI - 6 signals SCI - 3 signals 3 signals Let s continue with a look at General-Purpose I/O (GPIO). As noted earlier, all peripheral pins can be configured as GPIO for a total of 34 GPIO signals. When a peripheral is configured as GPIO, the peripheral pins are controlled by the memorymapped port control registers. Software and hardware resets clear all control registers and configure the peripheral pins as GPIO inputs. The ports have these GPIO signal lines: Port B, the HI08, has 16 signals, Port C and D, the two ESSIs, each have 6 signals, Port E, the SCI, has 3 signals, and The Timers have 3 signals.
13 Memory Expansion Program RAM Internal program memory Optional 1K instruction cache Bootstrap ROM Optional off-chip memory expansion (up to 4M) X Data RAM Internal X data memory Internal X I/O space Optional off-chip memory expansion (up to 4M) 4K are shared with EFCOP Y Data RAM Internal Y data memory Internal Y I/O space Optional off-chip memory expansion (up to 4M) 4K are shared with EFCOP Memory for the DSP56300 is located in this Memory Expansion Module. This module consists of Program RAM, X Data RAM, and Y Data RAM. The characteristics of these memory types are shown here. Both X Data and Y Data memory share memory with the EFCOP. Note that memory can be accessed directly through the DMA and also expanded via Port A.
14 Direct Memory Access (DMA) The Direct Memory Access (DMA) controller performs data transfers between: Internal memory (X, Y, or P) External memory (X, Y, or P) Internal I/O (X,Y) External I/O (Y) Here, we see a detailed view of the DMA Controller. The DMA has six identical DMA channels, each with its own register set mapped to X-data memory. It features programmable channel priority, so that multi-channel DMA transfers proceed in a round-robin fashion according to the programmed priority. Alternatively, the DMA can operate in continuous mode to avoid page misses for DRAM access. The DMA also features programmable core versus DMA priorities, multiple DMA request sources, including external pins, software control, and peripherals, and mixed addressing modes for multiple types of data transfers. DMA transfers take two clock cycles per word transfer, plus any wait states for external accesses. As noted earlier, DMA transfers can be in any combination without intervention of the core program. X, Y, and P internal memories are divided into 256-word banks, and the DMA controller and core can access different banks simultaneously without contention.
15 Port A Memory Provides connection to: Static memory Dynamic memory I/O devices Multiple bus master system Provides programmable wait states Enables programmer to expand the memory accessible to the core Can be used to expand memorymapped I/O Port A provides a low part-count connection with static memories, dynamic memories, I/O devices, and a multiple bus master system. The speed of memory access through Port A depends largely on the speed of the memory used. Port A provides a programmable number of wait states that correspond to the specifications of the memory used. A minimum of one wait state is required for external accesses. Any other timing issues are determined by system constraints and delays. Using Port A, the core easily accesses external memory for processing large blocks of data. The MOVE instruction accesses a single piece of data, or the DMA can be used to transfer a large block into on-chip memory for faster execution.
16 Enhanced Filter CoProcessor (EFCOP) The last feature we ll discuss is the Enhanced Filter CoProcessor (EFCOP), which is a hardware accelerator for filtering applications. It is general-purpose, fully programmable, and performs at the same frequency as the core. An example use of the EFCOP is filtering. The coprocessor performs echo cancellation independently, leaving the core to perform vocoding. Note that the EFCOP is described in more detail in the next tutorial.
17 Question Which of the following describes the HI08 general purpose signal lines? Click on your choice. a) 8 signals through Port A b) 16 signals through Port B c) 6 signals through Port D d) 3 signals through Port E Let s complete this tutorial with a couple of questions. Which of the following describes the HI08 general purpose signal lines? Click on your choice. Answer: The HI08 uses 16 general purpose signal lines through Port B.
18 Question Which of the following is a typical application of the SCI? Click on your choice. a) Analog modem b) Echo cancellation c) Voice compression d) Surround sound Which of the following is a typical application of the SCI? Click on your choice. Answer: A typical application of the SCI is an analog modem. Note that the EFCOP is used for echo cancellation, the HI08 is used in voice compression applications, and the ESSI is used in surround sound applications.
19 Tutorial Completion DSP 24-bit core AGU PCU Data ALU Clocks/PLL JTAG/OnCE peripherals HI08 ESSI SCI Ports Triple Timer Module EFCOP Peripheral data transfers GPIO and memory DMA Controller This concludes our overview of the DSP56300 family. In this tutorial, we discussed the key features that make the family a market leader. We looked at the 24- bit core and its main functional blocks: the AGU, PCU, and ALU, as well as clock generation and the JTAG interface. We examined the peripherals, including typical applications, and the different peripheral data transfer methods. We also discussed I/O, memory, and the DMA controller.
20 DSP Memory Expansion Area SCI Interface Address Generation Unit Six Channel DMA Unit Bootstrap ROM Internal Data Bus Switch Triple Timer Host Interface (HI08) P IO_EB ESSI Interface Enhanced Filtering Coprocessor (EFCOP) Peripheral Expansion Area Program RAM 32 K 24 bits or 31 K 24 bits and Instruction Cache bits PM_EB YDB XDB PDB GDB YAB XAB PAB 24-Bit DSP56300 Core DDB DAB X Data RAM 48 K 24 bits XM_EB YM_EB Y Data RAM 48 K 24 bits External Address Bus Switch External Bus Interface and I - Cache Control External Data Bus Switch 18 Address 11 Control 24 Data Clock Generator EXTAL XTAL RESET PINIT/NMI PLL PCAP Program Interrupt Controller Program Decode Controller MODA/IRQA MODB/IRQB MODC/IRQC MODD/IRQD Program Address Generator Data ALU bit MAC Two 56-bit Accumulators 56-bit Barrel Shifter Power Management JTAG OnCE DE 5 This is a detailed view of the DSP56300 block diagram.
Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR
MOTOROLA SEMICONDUCTOR PRODUCT BRIEF Order this document by: DSP56309PB/D, Rev 0 DSP56309 Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR The DSP56309 is a member of the DSP56300 core
More informationDeveloping DSP56364 Software Using the DSP56362 EVM
AN1810/D Rev. O, 8/99 Developing DSP56364 Software Using the DSP56362 EVM by Miguel Moreno This application note is intended for programmers that wish to develop DSP56364 software on a DSP56362EVM. The
More informationDSP56309 USER S MANUAL
DSP56309 USER S MANUAL DSP56309UM Rev. 1, December 2005 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations not listed: Freescale Semiconductor Technical
More informationDifferences Between the DSP56301, DSP56311, and DSP56321
Freescale Semiconductor Engineering Bulletin Document Number: EB724 Rev. 0, 11/2009 Differences Between the DSP56301, DSP56311, and DSP56321 This engineering bulletin discusses the differences between
More informationSECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES
SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES This section contains three major subsections. The first subsection describes the hardware architecture of the address generation unit (AGU); the
More informationChapter 1 Introduction
Chapter 1 Introduction The Motorola DSP56300 family of digital signal processors uses a programmable, 24-bit, fixed-point core. This core is a high-performance, single-clock-cycle-per-instruction engine
More informationSECTION 5 PROGRAM CONTROL UNIT
SECTION 5 PROGRAM CONTROL UNIT MOTOROLA PROGRAM CONTROL UNIT 5-1 SECTION CONTENTS SECTION 5.1 PROGRAM CONTROL UNIT... 3 SECTION 5.2 OVERVIEW... 3 SECTION 5.3 PROGRAM CONTROL UNIT (PCU) ARCHITECTURE...
More informationAm186ER/Am188ER AMD continues 16-bit innovation
Am186ER/Am188ER AMD continues 16-bit innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Am186ER and Am188ER Am186 System Evolution 80C186 Based 3.37 MIP System Am186EM Based
More informationFreescale Semiconductor, I SECTION 6 PROGRAM CONTROL UNIT
nc. SECTION 6 PROGRAM CONTROL UNIT This section describes the hardware of the program control unit and concludes with a description of the programming model. The instruction pipeline description is also
More informationUnderstanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,
Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and
More informationFreescale Semiconductor, I
nc. Technical Data DSP56362/D Rev. 3, 02/2004 24-Bit Audio Digital Signal Processor Motorola designed the DSP56362 to support digital audio applications requiring digital audio compression and decompression,
More informationMICROPROCESSOR BASED SYSTEM DESIGN
MICROPROCESSOR BASED SYSTEM DESIGN Lecture 5 Xmega 128 B1: Architecture MUHAMMAD AMIR YOUSAF VON NEUMAN ARCHITECTURE CPU Memory Execution unit ALU Registers Both data and instructions at the same system
More informationMEMORY, OPERATING MODES, AND INTERRUPTS
SECTION 3, OPERATING MODES, AND INTERRUPTS MOTOROLA 3-1 Paragraph Number SECTION CONTENTS Section Page Number 3.1 INTRODUCTION................................ 3-3 3.2 DSP56003/005 OPERATING MODE REGISTER
More informationSRAM SRAM SRAM. Data Bus EXTAL ESSI KHz MHz. In Headphone CS MHz. Figure 1 DSP56302EVM Functional Block Diagram
MOTOROLA SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The Evaluation Module () is designed as a low-cost platform for developing real-time software
More informationOverview of Microcontroller and Embedded Systems
UNIT-III Overview of Microcontroller and Embedded Systems Embedded Hardware and Various Building Blocks: The basic hardware components of an embedded system shown in a block diagram in below figure. These
More informationFredrick M. Cady. Assembly and С Programming forthefreescalehcs12 Microcontroller. шт.
SECOND шт. Assembly and С Programming forthefreescalehcs12 Microcontroller Fredrick M. Cady Department of Electrical and Computer Engineering Montana State University New York Oxford Oxford University
More informationDSP56002 PIN DESCRIPTIONS
nc. SECTION 2 DSP56002 PIN DESCRIPTIONS MOTOROLA 2-1 nc. SECTION CONTENTS 2.1 INTRODUCTION............................................. 2-3 2.2 SIGNAL DESCRIPTIONS......................................
More informationM68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1
M68HC08 Microcontroller The MC68HC908GP32 Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design General Description The
More informationMicroprocessors/Microcontrollers
Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing
More information,1752'8&7,21. Figure 1-0. Table 1-0. Listing 1-0.
,1752'8&7,21 Figure 1-0. Table 1-0. Listing 1-0. The ADSP-21065L SHARC is a high-performance, 32-bit digital signal processor for communications, digital audio, and industrial instrumentation applications.
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 10 Embedded Processors - I Version 2 EE IIT, Kharagpur 2 In this lesson the student will learn the following Architecture of
More informationUNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller.
UNIT V -8051 MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS 1. What is micro controller? Micro controller is a microprocessor with limited number of RAM, ROM, I/O ports and timer on a single chip
More informationExercise 4-1. DSP Peripherals EXERCISE OBJECTIVES
Exercise 4-1 DSP Peripherals EXERCISE OBJECTIVES Upon completion of this exercise, you will be familiar with the specialized peripherals used by DSPs. DISCUSSION The peripherals found on the TMS320C50
More informationInfineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an
Microcontroller Basics MP2-1 week lecture topics 2 Microcontroller basics - Clock generation, PLL - Address space, addressing modes - Central Processing Unit (CPU) - General Purpose Input/Output (GPIO)
More information8051 Microcontroller
8051 Microcontroller 1 Salient Features (1). 8 bit microcontroller originally developed by Intel in 1980. (2). High-performance CMOS Technology. (3). Contains Total 40 pins. (4). Address bus is of 16 bit
More informationProduct Technical Brief S3C2413 Rev 2.2, Apr. 2006
Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and
More informationProduct Technical Brief S3C2412 Rev 2.2, Apr. 2006
Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,
More informationMicrocontroller basics
FYS3240 PC-based instrumentation and microcontrollers Microcontroller basics Spring 2017 Lecture #4 Bekkeng, 30.01.2017 Lab: AVR Studio Microcontrollers can be programmed using Assembly or C language In
More informationFreescale Semiconductor, I PROGRAM. RAM /INSTR. CACHE 3K x 24 SHI INTER- FACE PROGRAM. ROM 40K x 24 Bootstrap PM_EB YAB XAB PAB DAB
nc. MOTOROLA SEMICONDUCTOR DATA SHEET Data Sheet 24-Bit Audio Digital Signal Processor Order this document by: DSP56367/D Rev 0.1 01/02 DSP56367 This document briefly descibes the DSP56367 24-bit digital
More informationADSP-2100A DSP microprocessor with off-chip Harvard architecture. ADSP-2101 DSP microcomputer with on-chip program and data memory
Introduction. OVERVIEW This book is the second volume of digital signal processing applications based on the ADSP-00 DSP microprocessor family. It contains a compilation of routines for a variety of common
More informationUnlocking the Potential of Your Microcontroller
Unlocking the Potential of Your Microcontroller Ethan Wu Storming Robots, Branchburg NJ, USA Abstract. Many useful hardware features of advanced microcontrollers are often not utilized to their fullest
More informationBlackfin ADSP-BF533 External Bus Interface Unit (EBIU)
The World Leader in High Performance Signal Processing Solutions Blackfin ADSP-BF533 External Bus Interface Unit (EBIU) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction
More informationQUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086
More informationCourse Introduction. Purpose: Objectives: Content: 27 pages 4 questions. Learning Time: 20 minutes
Course Introduction Purpose: This course provides an overview of the Direct Memory Access Controller and the Interrupt Controller on the SH-2 and SH-2A families of 32-bit RISC microcontrollers, which are
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 11 Embedded Processors - II Version 2 EE IIT, Kharagpur 2 Signals of a Typical Microcontroller In this lesson the student will
More informationINTRODUCTION TO FLEXIO
INTRODUCTION TO FLEXIO Osvaldo Romero Applications Engineer EXTERNAL USE Agenda Introduction to FlexIO FlexIO Main Features FlexIO Applications Freescale Products with FlexIO Collaterals\Tools for FlexIO
More informationThe S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationIntroduction ADSP-2100 FAMILY OF PROCESSORS
Introduction 1 1.1 OVERVIEW This book presents a compilation of routines for a variety of common digital signal processing applications based on the ADSP-2100 DSP microprocessor family. These routines
More informationQuestion Bank Microprocessor and Microcontroller
QUESTION BANK - 2 PART A 1. What is cycle stealing? (K1-CO3) During any given bus cycle, one of the system components connected to the system bus is given control of the bus. This component is said to
More informationCPU ARCHITECTURE. QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system.
CPU ARCHITECTURE QUESTION 1 Explain how the width of the data bus and system clock speed affect the performance of a computer system. ANSWER 1 Data Bus Width the width of the data bus determines the number
More informationEE4390 Microprocessors. Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System
EE4390 Microprocessors Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System 1 Overview 68HC12 hardware overview Subsystems Memory System 2 68HC12 Hardware Overview "Copyright of Motorola,
More informationADDRESS GENERATION UNIT (AGU)
nc. SECTION 4 ADDRESS GENERATION UNIT (AGU) MOTOROLA ADDRESS GENERATION UNIT (AGU) 4-1 nc. SECTION CONTENTS 4.1 INTRODUCTION........................................ 4-3 4.2 ADDRESS REGISTER FILE (Rn)............................
More informationDesigning Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
More informationEmbedded Systems. Read pages
Embedded Systems Read pages 385-417 Definition of Embedded Systems Embedded systems Computer dedicated to serve specific purposes Many physical systems today use computer for powerful and intelligent applications
More informationCN310 Microprocessor Systems Design
CN310 Microprocessor Systems Design Microcontroller Nawin Somyat Department of Electrical and Computer Engineering Thammasat University Outline Course Contents 1 Introduction 2 Simple Computer 3 Microprocessor
More informationUNIT II PROCESSOR AND MEMORY ORGANIZATION
UNIT II PROCESSOR AND MEMORY ORGANIZATION Structural units in a processor; selection of processor & memory devices; shared memory; DMA; interfacing processor, memory and I/O units; memory management Cache
More informationSymphony TM DSP56720 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56720PB Rev. 1, 12/2007 Symphony TM DSP56720 Multi-Core Audio Processor Product Brief The Symphony TM DSP56720 Multi-Core Audio Processor is part
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationSymphony TM DSP56725 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56725PB Rev. 0, 06/2008 Symphony TM DSP56725 Multi-Core Audio Processor Product Brief The Symphony DSP56725 Multi-Core Audio Processor is part
More informationTMS320C55x DSP Functional Overview
TMS320C55x DSP Functional Overview Literature Number: SPRU312 June 2000 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their
More informationStrongARM** SA-110/21285 Evaluation Board
StrongARM** SA-110/21285 Evaluation Board Brief Datasheet Product Features Intel offers a StrongARM** SA-110/21285 Evaluation Board (EBSA-285) that provides a flexible hardware environment to help manufacturers
More informationSymphony TM DSP56724 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56724PB Rev. 0, 06/2008 Symphony TM DSP56724 Multi-Core Audio Processor Product Brief The Symphony DSP56724 Multi-Core Audio Processor is part
More informationDesign and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso
Design and development of embedded systems for the Internet of Things (IoT) Fabio Angeletti Fabrizio Gattuso Microcontroller It is essentially a small computer on a chip Like any computer, it has memory,
More informationProduct Technical Brief S3C2440X Series Rev 2.0, Oct. 2003
Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003 S3C2440X is a derivative product of Samsung s S3C24XXX family of microprocessors for mobile communication market. The S3C2440X s main enhancement
More informationComputer Organization ECE514. Chapter 5 Input/Output (9hrs)
Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge
More informationAli Karimpour Associate Professor Ferdowsi University of Mashhad
AUTOMATIC CONTROL SYSTEMS Ali Karimpour Associate Professor Ferdowsi University of Mashhad Main reference: Christopher T. Kilian, (2001), Modern Control Technology: Components and Systems Publisher: Delmar
More informationArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor 8085 consists of various units and each unit performs its own functions. The various units of a microprocessor are listed below Accumulator Arithmetic and logic Unit
More informationSECTION 4 EXTERNAL MEMORY INTERFACE
nc. SECTION 4 EXTERNAL MEMORY INTERFACE MOTOROLA DSP56004 User s Manual 4-1 External Memory Interface nc. 4.1 INTRODUCTION.................................. 4-3 4.2 EMI PROGRAMMING MODEL.......................
More informationFreescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their
S08 Highlighted Features Why Do I Need a Slave LIN Interface Controller (SLIC)? Design Challenges Slave synchronization Slave synchronizing to LIN messaging requires a cost versus resource trade-off. Your
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationAVR XMEGA Product Line Introduction AVR XMEGA TM. Product Introduction.
AVR XMEGA TM Product Introduction 32-bit AVR UC3 AVR Flash Microcontrollers The highest performance AVR in the world 8/16-bit AVR XMEGA Peripheral Performance 8-bit megaavr The world s most successful
More informationPRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description
C55x DSP Operating at 125 MHz, Providing up to 250 MIPS MIPS32 4KEc 32-Bit RISC Processor, Operating at 165 MHz, Providing up to 223 Dhrystone MIPS On-Chip Peripherals Include: External Memory Interface
More informationPART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.
Set No. 1 IV B.Tech I Semester Supplementary Examinations, March - 2017 COMPUTER ARCHITECTURE & ORGANIZATION (Common to Electronics & Communication Engineering and Electronics & Time: 3 hours Max. Marks:
More informationSiemens' C161 - Enter the 16-bit family of Microcontrollers with revolutionary price/performance ratio
Siemens' C1 - Enter the -bit family of Microcontrollers with revolutionary price/performance ratio C1V, C1K and C1O - these new entry level members of the Siemens C6 family allow to enter the -bit class
More informationPART B UNIT II PART A
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator
More informationEmbedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad
Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad Objectives To be familiar with microcontrollers, PIC18F4550 microcontroller. Tools PIC18F4550 Microcontroller, MPLAB software,
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT IV I/O INTERFACING PART A (2 Marks) 1. Name the three modes used by the DMA processor to transfer data? [NOV/DEC 2006] Signal transfer mode (cycling
More informationAli Karimpour Associate Professor Ferdowsi University of Mashhad
AUTOMATIC CONTROL SYSTEMS Ali Karimpour Associate Professor Ferdowsi University of Mashhad Main reference: Christopher T. Kilian, (2001), Modern Control Technology: Components and Systems Publisher: Delmar
More informationProcessors, FPGAs, and ASICs
Processors, FPGAs, and ASICs p. 1/? Processors, FPGAs, and ASICs CSEE W4840 Prof. Stephen A. Edwards Columbia University Processors, FPGAs, and ASICs p. 2/? Spectrum of IC choices Full Custom You choose
More informationBabu Madhav Institute of Information Technology, UTU
Course: 060010901 Embedded System Unit 1 Introduction to Embedded System SHORT QUESTIONS: 1. What is an embedded system? 2. State the definition of embedded system given by Wayne Wolf. 3. State the full
More information1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic
More informationIntroduction to ARM LPC2148 Microcontroller
Introduction to ARM LPC2148 Microcontroller Dr.R.Sundaramurthy Department of EIE Pondicherry Engineering College Features of LPC2148 in a Nut Shell CPU = ARM 7 Core Word Length = 32 Bit ROM = 512 KB RAM
More informationEC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I
EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes
More informationComputer Systems Organization
The IAS (von Neumann) Machine Computer Systems Organization Input Output Equipment Stored Program concept Main memory storing programs and data ALU operating on binary data Control unit interpreting instructions
More information1 The Attractions of Soft Modems
Application Note AN2451/D Rev. 0, 1/2003 Interfacing a Low Data Rate Soft Modem to the MCF5407 Microprocessor The traditional modem has been a box or an add-on card with a phone connection on one end and
More informationMicrocontrollers. Principles and Applications. Ajit Pal +5 V 2K 8. 8 bit dip switch. P2 8 Reset switch Microcontroller AT89S52 100E +5 V. 2.
Ajit Pal Microcontrollers Principles and Applications +5 V 2K 8 8 bit dip switch P2 8 Reset switch Microcontroller AT89S52 100E +5 V +5 V 2.2K 10 uf RST 7 Segment common anode LEDs P1(0-6) & P3(0-6) 7
More informationb. List different system buses of 8085 microprocessor and give function of each bus. (8) Answer:
Q.2 a. Discuss and differentiate between a Microprocessor and a Microcontroller. Microprocessor is an IC which has only the CPU inside them i.e. only the processing powers such as Intel s Pentium 1,2,3,4,
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 13 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Chapter Objectives Describe the hardware and software enhancements
More informationSRAM SRAM SRAM SCLK khz
MOTOROLA nc. SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The DSP56603 Evaluation Module () is designed as a low-cost platform for developing real-time
More informationComputer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
More informationEmbedded Applications. COMP595EA Lecture03 Hardware Architecture
Embedded Applications COMP595EA Lecture03 Hardware Architecture Microcontroller vs Microprocessor Microprocessor is a term used to describe all programmed computational devices. Microcontroller is a term
More informationTechnical Data Advance Information
Technical Data Advance Information DSP56L307/D Rev. 2, 7/2002 24-Bit Digital Signal Processor 3 16 6 6 Memory Expaion Area The DSP56L307 is intended for applicatio requiring a large amount of on-chip memory,
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More informationChapter 9 External Memory Interface (Port A)
Chapter 9 External Memory Interface (Port A) The external memory expansion port, Port A, can be used either for memory expansion or for memory-mapped I/O. External memory is easily and quickly retrieved
More informationLOW-COST SIMD. Considerations For Selecting a DSP Processor Why Buy The ADSP-21161?
LOW-COST SIMD Considerations For Selecting a DSP Processor Why Buy The ADSP-21161? The Analog Devices ADSP-21161 SIMD SHARC vs. Texas Instruments TMS320C6711 and TMS320C6712 Author : K. Srinivas Introduction
More informationSECTION 1 QUICC/POWERQUICC DIFFERENCES
SECTION 1 QUICC/POWERQUICC DIFFERENCES The following section describes how to move applications from the MC68360 QUICC environment to the MPC860 PowerQUICC environment. It is assumed that the user is familiar
More information8051 Microcontroller
8051 Microcontroller The 8051, Motorola and PIC families are the 3 leading sellers in the microcontroller market. The 8051 microcontroller was originally developed by Intel in the late 1970 s. Today many
More informationSECTION 2 SIGNAL DESCRIPTION
SECTION 2 SIGNAL DESCRIPTION 2.1 INTRODUCTION Figure 2-1 displays the block diagram of the MCF5206 along with the signal interface. This section describes the MCF5206 input and output signals. The descriptions
More informationPROGRAM CONTROL UNIT (PCU)
nc. SECTION 5 PROGRAM CONTROL UNIT (PCU) MOTOROLA PROGRAM CONTROL UNIT (PCU) 5-1 nc. SECTION CONTENTS 5.1 INTRODUCTION........................................ 5-3 5.2 PROGRAM COUNTER (PC)...............................
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationDSP Platforms Lab (AD-SHARC) Session 05
University of Miami - Frost School of Music DSP Platforms Lab (AD-SHARC) Session 05 Description This session will be dedicated to give an introduction to the hardware architecture and assembly programming
More informationWS_CCESBF7-OUT-v1.00.doc Page 1 of 8
Course Name: Course Code: Course Description: System Development with CrossCore Embedded Studio (CCES) and the ADSP-BF70x Blackfin Processor Family WS_CCESBF7 This is a practical and interactive course
More informationSYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET
1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,
More informationInput/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
More informationBlackfin Embedded Processor ADSP-BF535
a Blackfin Embedded Processor ADSP-BF535 KEY FEATURES 350 MHz High Performance Blackfin Processor Core Two 16-Bit MACs, Two 40-Bit ALUs, One 40-Bit Shifter, Four 8-Bit Video ALUs, and Two 40-Bit Accumulators
More informationRoberto Muscedere Images and Text Portions 2003 Prentice Hall 1
Microcomputer Structure and Operation Chapter 5 A Microprocessor ( P) contains the controller, ALU and internal registers A Microcomputer ( C) contains a microprocessor, memory (RAM, ROM, etc), input and
More information2 MARKS Q&A 1 KNREDDY UNIT-I
2 MARKS Q&A 1 KNREDDY UNIT-I 1. What is bus; list the different types of buses with its function. A group of lines that serves as a connecting path for several devices is called a bus; TYPES: ADDRESS BUS,
More informationChapter 3. Top Level View of Computer Function and Interconnection. Yonsei University
Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More informationPin diagram Common SignalS Architecture: Sub: 8086 HARDWARE
1 CHAPTER 6 HARDWARE ARCHITECTURE OF 8086 8086 Architecture: 6.1 8086 Pin diagram 8086 is a 40 pin DIP using CHMOS technology. It has 2 GND s as circuit complexity demands a large amount of current flowing
More information