Lancelot. VGA video controller for the Altera Excalibur processors. v2.1. Marco Groeneveld May 1 st,
|
|
- Harry Potter
- 5 years ago
- Views:
Transcription
1 Lancelot VGA video controller for the Altera Excalibur processors. v2.1 Marco Groeneveld May 1 st,
2 1. Description Lancelot is a VGA video controller for the Altera Nios and Excalibur ARM processors. The peripheral consists of two parts; the Lancelot core and the Lancelot hardware. The last part is a add-on daughter board, which fits on the expansion interface of various Altera (and Altera partner) development boards, like the Altera Cyclone Nios Development Board, Altera Stratix Nios development board and the Altera EPXA1 Development board. The board holds the Video DAC and the VGA, PS2 and audio connectors. The Lancelot core is written in VHDL and can be used for Altera APEX 20KE/C, APEX II, Cyclone and Stratix devices. Master Registers State Machine Line Buffer Line Buffer Colour Table Video DAC R G B Slave Registers Local Registers State Machine HS VS Bus Wrapper Video Core Board The Lancelot core is divided into two blocks. The video reads out the line buffers, drives the external video DAC and generates the sync signals. The bus wrapper is the bridge between the local interface and the Avalon (Nios) or AHB (ARM) interface with DMA capabilities. After the processor initialises and starts Lancelot, the VGA state machine requests new video data. The bus wrapper state machine reads one horizontal video line from the SDRAM and stores it in the line buffer. While one (empty) line buffer is filled by the bus wrapper DMA controller, the other (full) line buffer is readout by the VGA state machine. When the video line buffer is empty and the other line buffer is full, the line buffers are swapped and the process starts again. The colour table converts the 256 color data to 24-bits color pixels. The VGA state machine is also responsible for generating VGA timing and video DAC control signals. Lancelot VGA controller Page 2
3 2. Lancelot Core Signals Depending on the processor selected the Lancelot core will have different signals at the bus interface side. Table 2.1. shows the Lancelot core signals for the Nios processor and table 2.2. shows the signals for the Excalibur ARM processor. The principle for both cores is the same. The master port connects to the SDRAM controller and reads video data from the SDRAM using DMA. The processor can access the Lancelot register through the slave port. Signal Size Direction Description system_clk 1 In System clock video_clk 1 In Video clock reset_n 1 in Reset master_addr 32 out Avalon master address master_rddata 32 in Avalon master read data master_rd 1 out Avalon master read select master_waitreq 1 in Avalon master wait request slave_cs 1 in Avalon slave chip select slave_addr 3 in Avalon slave address slave_rddata 32 out Avalon slave read data slave_wrdata 32 in Avalon slave write data slave_rd 1 in Avalon slave read select slave_wr 1 in Avalon slave write select R 7 out Red output to video DAC G 7 out Green output to video DAC B 7 out Blue output to video DAC HS 1 out Hsync to VGA VS 1 out Vsync to VGA M1 1 out Mode select video DAC M2 1 out Mode select video DAC Blank_n 1 out Control signal to video DAC Sync_n 1 out Control signal to video DAC Sync_t 1 out Control signal to video DAC Table 2.1. Lancelot Nios Core signals Lancelot VGA controller Page 3
4 Signal Size Direction Description hclk 1 In System clock vclk 1 In Video clock hreset_n 1 in Reset master_haddr 32 out AHB master address master_htrans 2 out AHB master transfer master_hwrite 1 out AHB master write master_hsize 2 out AHB master transfer master_hburst 3 out AHB master burst master_hwdata 32 out AHB master write data master_hrdata 32 in AHB master read data master_hready 1 in AHB master ready master_hresp 2 in AHB master response master_hlock 1 out AHB master lock master_hbusreq 1 out AHB master bus request master_hgrant 1 in AHB master grant slave_haddr 5 in AHB slave address slave_htrans 2 in AHB slave transfer slave_hwrite 1 in AHB slave write slave_hsize 2 in AHB slave size slave_hburst 3 in AHB slave burst slave_hwdata 32 out AHB slave write data slave_hrdata 32 in AHB slave read data slave_hreadyo 1 out AHB slave ready out slave_hreadyi 1 in AHB slave ready in slave_hresp 2 out AHB slave response slave_hsel 1 in AHB slave select R 7 out Red output to video DAC G 7 out Green output to video DAC B 7 out Blue output to video DAC HS 1 out Hsync to VGA VS 1 out Vsync to VGA M1 1 out Mode select video DAC M2 1 out Mode select video DAC Blank_n 1 out Control signal to video DAC Sync_n 1 out Control signal to video DAC Sync_t 1 out Control signal to video DAC Table 2.2. Lancelot ARM Core signals Lancelot VGA controller Page 4
5 3. Lancelot Registers The Lancelot core has 7 registers, which are all 32-bits wide. Register Map Offset Register Mode 0 Control W 0 Status R 1 Colour Table W Resolution R/W 5 Horizontal Timing R/W 6 Vertical Timing R/W 7 DMA R/W Control Register Bit Name Description 5 VS Polarity Writing a logic 1 inverts the VS output. 4 HS Polarity Writing a logic 1 inverts the HS output. 3 Set DAC Mode A logic 1 sets the Video DAC in RGB mode. 2 Start Video Writing 1 to this bit starts the internal video state machine. 0 Reset The Lancelot Core is automatic reseted during power-up. Status Register Bit Name Description Signature MG (5247) 9 New Frame This bit is 1 when the next frame is the first frame of the screen. 8 Frame Missed The bit is set when the line buffer isn t filled with a new line after an dma request or writing the line buffer data took longer than maximum line time (32 µs). 7 Line Buffer Video Full This bit is 1 when the video line buffer is full. 6 Line Buffer Video Empty This bit is 1 when the video line buffer is empty. 5 Line Buffer DMA Full This bit is 1 when the DMA line buffer is full. 4 Line Buffer DMA Empty This bit is 1 when the DMA line buffer is empty. 3 Blank VS This bit indicates the vertical blank status ( 1 = vertical blank). 2 Blank HS This bit indicates the horizontal blank status ( 1 = horizontal blank). 1 VS Internal vsync signal. 0 HS Internal hsync signal. Colour Table Register Bit Description Lancelot VGA controller Page 5
6 31-24 Colour index Red value 15 8 Green value 7 0 Blue value Resolution Register Bit Description Horizontal Resolution 15 0 Vertical Resolution Horizontal Timing Register Bit Description Pulse Width 15 8 Back Porch Width 7 0 Front Porch Width Vertical Timing Register Bit Description Pulse Width 15 8 Back Porch Width 7 0 Front Porch Width DMA Register Bit Description 31-0 DMA start address Lancelot VGA controller Page 6
7 4. Video Timing The two figures below show the timing of a video line and video frame. According to the resolution a line consists of 640, 800 or 1024 pixels. A frame is divided into 480, 600 or 768 lines. If the BLANKn signal is asserted the output of the video DAC is forced to zero. When the horizontal sync signal (HS) is low indicates a new line. A new frame is indicated by a low pulse on the vertical sync signal (VS). Active Line BLANKn RGB HS A B C D E Figure 4.1. Horizontal Video Timing (Line) Active Line BLANKn RGB VS F G H I J Figure 4.2. Vertical Video Timing (Frame) Lancelot VGA controller Page 7
8 Resolution 640 x x x 768 A Line Period 32.8 µs 26.4 µs 20.7 µs B Hsync Sync Period 3.8 µs 3.2 µs 2.1 µs C Hsync Back Porch 1.9 µs 2.2 µs 2.5 µs D Active Video 25.4 µs 20 µs 15.7 µs E Hsync Front Porch 0.6 µs 1 µs 0.4 µs F Frame Period 16.7 ms ms ms G Vsync Sync Period 0.05 ms 0.1 ms 0.12 ms H Vsync Back Porch 1 ms 0.6 ms 0.6 ms I Active Frame 15.3 ms ms ms J Vsync Front Porch 0.3 ms 0.02 ms 0.06 ms Table 4.1. Video Timing Table 4.2. shows the video settings, which can be used to set the Lancelot horizontal and vertical timings registers. Resolution 640 x x x 768 * Video Clock 25.2 Mhz 40 Mhz 65 Mhz Horizontal Resoltution Vertical Resolution Hsync Pulse Width Hsync Back Porch Width Hsync Front Porch Width Vsync Pulse Width Vsync Back Porch Width Vsync Front Porch Width Table 4.2. Video Settings * Note; This video mode is only supported by the Excalibur ARM reference design. Lancelot VGA controller Page 8
9 5. Lancelot Board I/O pins This table lists the Lancelot I/O pins and their connections on the Excalibur Development board devices. Signal Name Lancelot # EP20K200E EPXA1 EP1S10 EP1C20 Red 0 JP1-25 R5 T14 AD23 U12 Red 1 JP1-23 K15 T15 AF23 V12 Red 2 JP1-21 P20 U12 AH23 T13 Red 3 JP1-18 K16 U13 AE22 R13 Red 4 JP1-17 P21 U14 AF22 Y13 Red 5 JP1-16 N21 U15 AH22 W13 Red 6 JP1-15 L7 V13 AG22 U13 Red 7 JP1-14 N5 V14 AG20 V13 Green 0 JP1-3 N20 Y22 AD19 T15 Green 1 JP1-4 K20 Y16 AE19 W15 Green 2 JP1-5 P4 Y15 AF18 Y15 Green 3 JP1-6 K4 Y14 AH20 U15 Green 4 JP1-7 V11 Y13 AH21 V15 Green 5 JP1-8 K22 Y12 AF20 V14 Green 6 JP1-9 K19 W16 AE20 U14 Green 7 JP1-10 P22 W15 AF21 Y14 Blue 0 JP1-27 N6 T13 AG23 T12 Blue 1 JP1-28 L20 T12 AE23 T11 Blue 2 JP1-29 J18 R13 AH24 W12 Blue 3 JP1-32 M17 AB16 AG24 W8 Blue 4 JP1-31 K18 AB17 AE24 Y12 Blue 5 JP1-33 J3 AB15 AF25 Y8 Blue 6 JP1-36 R4 AA17 AG25 V9 Blue 7 JP1-35 K5 AB14 AH25 U9 HS JP1-37 J7 AA16 AH26 T9 VS JP1-39 J5 AA15 AG26 R9 Blank_n JP1-13 V12 V15 AD21 R14 Sync_n JP1-12 R22 W13 AE21 T14 Sync_t JP1-11 N22 W14 AG21 W14 M1 JP2-11 J1 AA6 AA19 V11 M2 JP2-12 J12 AA5 Y17 U11 Audio Left JP2-5 M20 AA12 AC21 W9 Audio Right JP2-7 R21 AA10 AA20 U10 PS2 Select JP2-9 K3 AA8 W19 W10 PS2 Keyboard Clock JP2-10 N2 AA7 W18 Y10 PS2 Keyboard Data JP2-8 L17 AA9 Y19 V10 PS2 Mouse Clock JP2-6 L16 AB4 AC19 T10 PS2 Mouse Data JP2-4 N18 AA14 AF24 Y9 Lancelot VGA controller Page 9
10 6. Reference Designs 6.1. Altera APEX Nios Development Board Follow these steps to run the Lancelot reference design; - Power off the APEX Nios development board. - Attach the Lancelot daughter card to the 3V3-expansion prototype connector (JP8, JP9 & JP10). The VGA connector should point away from the APEX Nios development board. - Connect a VGA monitor to the Lancelot daughter board. - Insert a SDRAM module into the SODIMM socket J2. - Connect a serial cable to the APEX Nios development board serial port. - Power the APEX Nios development board. - Open the Nios SDK shell and change the directory to /<lancelot_installation_directory> - Type nr x lancelot.hexout.flash to program the APEX Nios development board with the Lancelot hardware. - Press SW2 to reset the APEX Nios development board and activate the Lancelot hardware. - Change to directory to /<lancelot_ installation_directory>/cpu_sdk/src - Upload the image to the APEX Nios development board by typing nr x image_640x480.flash - Run the Lancelot software by typing nr lancelot.srec The utility convert, which is located in the /<lancelot_installation_directory>/cpu_sdk/src directory, converts a 640 x 480 BMP-image with 256 colours to the custom Lancelot image HEX-format. The command convert my_image.bmp my_image.flash 0x10000 flash converts your image and places it in the image buffer address location. The address 0x10000 is the start of the image buffer used in this Lancelot reference design. Reset the APEX Nios development board by pressing SW3 and upload your image by typing nr x my_image.flash. Type nr lancelot.srec to run the Lancelot software. To edit the Lancelot reference design open the file lancelot.quartus in the Quartus II software. Lancelot VGA controller Page 10
11 6.2. Altera Excalibur EPXA1 Development Board To run the Lancelot reference design on the EPXA1 development board perform the following steps; - Power off the EPXA1 development board. - Attach the Lancelot daughter board to the EPXA1 standard expansion headers (J10, J11 & J15). The VGA connector should point away from the EPXA1 development board. - Connect a VGA video monitor to the VGA connector. - Connect an Altera programmer cable (ByteBlaster or MasterBlaster) to the EXPA1 development board JTAG header. - Power the EPXA1 development board. - Open a DOS prompt and change the directory to \<lancelot_installation_ directory>\arm_stripe_sdk\src - Upload the image to the EPXA1 development board flash memory by typing exc_flash_programmer e 1 image.hex - Change the directory to \<lancelot_installation_directory> - Type exc_flash_programmer e 0 g lancelot_flash.hex to upload and start the Lancelot reference demo. You can replace the default image by your own image. Use the convert utility (located in the <lancelot_installation_directory>\arm_stripe_sdk\src directory) to convert a 1024 x 768 BMP-image (or lower resolution) with 256 colours to the custom Lancelot image HEX format. Type convert my_image.bmp my_image.hex 0x0 hex to convert your image. In this Lancelot reference design the flash connected to EBI1 is used as image buffer and starts at address 0x0. Upload your picture to the EPXA1 development board by typing exc_flash_programmer e 1 g my_image.hex To edit the Lancelot reference design open the file lancelot.quartus in the Quartus II software. Lancelot VGA controller Page 11
12 6.3. Cyclone Nios Development Board The following steps describes how to run the Lancelot reference design on the Cyclone Nios development board; - Switch off the power of the Cyclone Nios development board. - Attach the Lancelot daughter board to the expansion proto type connector (J15, J16 & J17). The VGA connector should point away from the Cyclone Nios development board. - Connect the VGA monitor to the Lancelot VGA connector. - Connect a serial cable to the console serial port of the Cyclone Nios development board. - Power the Cyclone Nios development board. - Hold switch SW0 while pressing the Safe Config switch (SW9) to start the default safe configuration. - Open the Nios SDK shell and change the directory the /<lancelot_installation_directory>. - Upload the Lancelot hardware image to the development board by typing nr x lancelot.hexout.flash - Press the Reset Config switch (SW10) to activate the Lancelot hardware. - Change the directory to /<lancelot_installation_directory>/cpu_sdk/src - Type nr x image_800x600.flash to program the test image to the flash memory. - Press the CPU Reset switch (SW8). - Finally type nr lancelot.srec to upload and execute the Lancelot software. The utility convert, which is located in the /<lancelot_installation_directory>/cpu_sdk/src directory, converts a 800 x 600 BMP-image (or lower resolution) with 256 colours to the custom Lancelot image HEX-format. The command convert my_image.bmp my_image.flash 0x0 flash converts your image and places it in the image buffer address location. The address 0x0 is the start of the image buffer in the flash memory used in this Lancelot reference design. Reset the Cyclone Nios development board by pressing the Power-On-Reset button and upload your image by typing nr x my_image.flash. Type nr lancelot.srec to run the Lancelot software. To edit the Lancelot reference design open the file lancelot.quartus in the Quartus II software. Lancelot VGA controller Page 12
13 6.4. Stratix Nios Development Board The following steps describes how to run the Lancelot reference design on the Stratix Nios development board; - Switch off the power of the Stratix Nios development board. - Attach the Lancelot daughter board to the expansion proto type connector (J15, J16 & J17). The VGA connector should point away from the Stratix Nios development board. - Connect the VGA monitor to the Lancelot VGA connector. - Connect a serial cable to the console serial port of the Stratix Nios development board. - Power the Stratix Nios development board. - Hold switch SW0 while pressing the Safe Config switch (SW9) to start the default safe configuration. - Open the Nios SDK shell and change the directory the /<lancelot_installation_directory>. - Upload the Lancelot hardware image to the development board by typing nr x lancelot.hexout.flash - Press the Reset Config switch (SW10) to activate the Lancelot hardware. - Change the directory to /<lancelot_installation_directory>/cpu_sdk/src - Type nr x image_800x600.flash to program the test image to the flash memory. - Press the CPU Reset switch (SW8). - Finally type nr lancelot.srec to upload and execute the Lancelot software. The utility convert, which is located in the /<lancelot_installation_directory>/cpu_sdk/src directory, converts a 800 x 600 BMP-image (or lower resolution) with 256 colours to the custom Lancelot image HEX-format. The command convert my_image.bmp my_image.flash 0x0 flash converts your image and places it in the image buffer address location. The address 0x0 is the start of the image buffer in the flash memory used in this Lancelot reference design. Reset the Cyclone Nios development board by pressing the Power-On-Reset button and upload your image by typing nr x my_image.flash. Type nr lancelot.srec to run the Lancelot software. To edit the Lancelot reference design open the file lancelot.quartus in the Quartus II software. Lancelot VGA controller Page 13
14 7. Simulation 7.1. Nios Simulation The following steps will run the simulation of the Lancelot Nios core; - Open ModelSim - Change the working directory to /<lancelot_installation_directory>/nios_sim - Execute the simulation script (do setup_vga.do) - Start the simulation by entering the s-command. - Run the simulation (run 10 ms) 7.2. Excalibur ARM Simulation The following steps will run the simulation of the Lancelot ARM core. - Open ModelSim - Change the working directory to /<lancelot_installation_directory>/arm_sim - Execute the simulation script (do run.do) - Run the simulation (run 10 ms) Lancelot VGA controller Page 14
15 8. Lancelot Daughter Board Lancelot Board Schematic Lancelot VGA controller Page 15
16 Lancelot Daughter Board Component Side Lancelot Daughter Board Solder Side Lancelot Daughter Board Silk Screen Designator Description C1 Capacitor / Tantalum / 22 uf / 10 V / SMD Case B C2 Capacitor / Tantalum / 22 uf / 10 V / SMD Case B C3 Capacitor / 100 nf / SMD 0805 Lancelot VGA controller Page 16
17 C4 Capacitor / 100 nf / SMD 0805 C5 Capacitor / 100 nf / SMD 0805 C6 Capacitor / 100 nf / SMD 0805 C7 Capacitor / 10 nf / SMD 0805 C8 Capacitor / 100 nf / SMD 0805 C9 Capacitor / 100 nf / SMD 0805 C10 Capacitor / 100 nf / SMD 0805 C11 Capacitor / 100 nf / SMD 0805 C12 Capacitor / 10 nf / SMD 0805 C13 Capacitor / 10 nf / SMD 0805 C14 Capacitor / 10 pf / SMD 0805 C15 Capacitor / 100 nf / SMD 0805 D1 Diode / LL4148 / SOD80C J1 Header / Male / Single Row / 3 pins J4 Connector / High Density SUBD / 15 pins / PCB / Right Angle J5 Connector / Mini Din / 6 Way Socket J6 Connector / Mini Din / 6 Way Socket J7 Connector / Audio Stereo Jack 3 mm / LJE JP1 Header / Female / Dual Row / 40 contacts JP2 Header / Female / Dual Row / 14 contacts JP3 Header / Female / Dual Row / 20 contacts L1 Inductor / 10 uh / 100 ma / SMD 0805 R1 Resistor / 390R / SMD 0805 R2 Resistor / 75R / SMD 0805 R3 Resistor / 75R / SMD 0805 R4 Resistor / 75R / SMD 0805 R5 Resistor / 33R / SMD 0805 R6 Resistor / 33R / SMD 0805 R7 Resistor / 10K / SMD 0805 R8 Resistor / 10K / SMD 0805 R9 Resistor / 10K / SMD 0805 R10 Resistor / 10K / SMD 0805 R11 Resistor / 10K / SMD 0805 R12 Resistor / 10K / SMD 0805 R13 Resistor / 10K / SMD 0805 R14 Resistor / 10K / SMD 0805 R15 Resistor / 10K / SMD 0805 U1 IC / Video DAC / THS8134BCPHP U2 IC / Regulator / LP2954AIS U3 IC / Bus Switch / PI5C3125L U4 IC / Opamp / LMC6462AIM X1 IC / Mhz Oscillator / SMD Lancelot Daughter Board Bill of Materials Lancelot VGA controller Page 17
Using Excalibur DMA Controllers for Video Imaging. Introduction. Excalibur Devices
Using Excalibur DMA Controllers for Video Imaging February 2003, ver. 1.1 Application Note 287 Introduction The Altera Excalibur devices provide you with a complete system-ona-programmable chip solution.
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP TFT Controller General Description The Digital Blocks TFT Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 2.0 to a TFT panel. In an FPGA,
More informationFPGA Development Board Hardware and I/O Features
CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.
More informationFigure 2.1 The Altera UP 3 board.
Figure 2.1 The Altera UP 3 board. USB Port PS-2 Port USB PHY Chip Heat Sink Parallel Port B B VGA Port I2C PROM Chip... JP19 Headers for I2C Bus Signals J3 Mounting Hole Santa Cruz Expansion Long Connector
More informationNios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
More informationNios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)
Nios Soft Core Development Board User s Guide Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Nios Soft Core Development Board User s Guide Version 1.1 August
More informationAltera DE1 Board DE1. Development and Education Board. User Manual. Copyright 2006 Altera Corporation
Altera DE1 Board DE1 Development and Education Board User Manual Version 1.1 Copyright 2006 Altera Corporation Chapter 2 Altera DE1 Board This chapter presents the features and design characteristics of
More informationAltera EP4CE6 Mini Board. Hardware User's Guide
Altera Hardware User's Guide 1. Introduction Thank you for choosing the! is a compact FPGA board which is designed based on device. It's a low-cost and easy-to-use platform for learning Altera's Cyclone
More informationCHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationH89-Z37 DOUBLE-DENSITY FLOPPY CONTROLLER
H8-Z37 DOUBLE DENSITY FLOPPY CONTROLLER 2015 H89-Z37 DOUBLE-DENSITY FLOPPY CONTROLLER Norberto Collado norby@koyado.com 6/6/2015 Revision History and Disclaimer Revision History Revision Date Comments
More informationPCI to SH-3 AN Hitachi SH3 to PCI bus
PCI to SH-3 AN Hitachi SH3 to PCI bus Version 1.0 Application Note FEATURES GENERAL DESCRIPTION Complete Application Note for designing a PCI adapter or embedded system based on the Hitachi SH-3 including:
More informationGraphics Controller Core
Core - with 2D acceleration functionalities Product specification Prevas AB PO Box 4 (Legeringsgatan 18) SE-721 03 Västerås, Sweden Phone: Fax: Email: URL: Features +46 21 360 19 00 +46 21 360 19 29 johan.ohlsson@prevas.se
More informationNIOS II Pixel Display
NIOS Pixel Display SDRAM 512Mb Clock Reset_bar CPU Onchip Memory External Memory Controller JTAG UART Pixel DMA Resampler Scaler Dual Port FIFO VGA Controller Timer System ID VGA Connector PLL 2 tj SDRAM
More informationThe Altera UP 3 Board
The Altera UP 3 Board Photo: The Altera UP 3 board contains a Cyclone FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of 110 devices and connectors. 36 Rapid Prototyping of Digital Systems
More informationByteBlaster II Parallel Port Download Cable
ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationAMBA PCI Bridge Quick Start
AMBA PCI Bridge Quick Start v 2.0 02 Sep 2002 PLDApplications, 1996 2002 Quick Start PLDApplications Europarc Pichaury A2 1330, rue Guillibert 13856 Aix en Provence CEDEX 3 France Web: Email: USA : Intl
More information8051 Intermidiate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help
8051 Intermidiate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6
More informationMicrotronix Stratix III Broadcast IP Development Kit USER MANUAL REVISION Woodcock St. London, ON Canada N5H 5S1
Microtronix Stratix III Broadcast IP Development Kit USER MANUAL REVISION 1.0 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com Document Revision History This user guide provides basic
More informationMercury Baseboard Reference Manual
Mercury Baseboard Reference Manual www.micro-nova.com OVERVIEW The Baseboard is a great addition to the Mercury Module, providing a host of on-board components that can be used to design and test a wide
More informationPropeller Project Board USB (#32810)
Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (916) 624-8333 Fax: (916) 624-8003 Sales: (888) 512-1024 Tech Support: (888) 997-8267
More informationUniversity of Florida EEL 4744 Drs. Eric M. Schwartz, Karl Gugel & Tao Li Department of Electrical and Computer Engineering
Page 1/9 Revision 1 OBJECTIVES In this document you will learn how to solder and to debug a board as you are building it. REQUIRED MATERIALS Website documents o UF 68HC12 Development Board Manual (board
More informationAVR Intermediate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help
AVR Intermediate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6
More informationLaboratory Exercise 5
Laboratory Exercise 5 Bus Communication The purpose of this exercise is to learn how to communicate using a bus. In the designs generated by using Altera s SOPC Builder, the Nios II processor connects
More informationAAZ-0914A USB, Blue tooth and Graphic CPU 50MHZ Antenna Analyzer
Fox Delta Amateur Radio Projects & Kits FD- AAZ-0914A AAZ-0914A USB, Blue tooth and Graphic CPU 50MHZ Antenna Analyzer AAZ- 0914A KIT: USB Standalone, Blue tooth standalone and Graphic CPU capable 50MHZ*
More informationAPEX DSP Development Board
APEX DSP Development Board (Starter Version) April 2002, ver. 1.3 Data Sheet Features Powerful development board for digital signal processing (DSP) designs featuring the APEX EP20K200E-1X device in a
More informationExcalibur Solutions Using the Expansion Bus Interface. Introduction. EBI Characteristics
Excalibur Solutions Using the Expansion Bus Interface October 2002, ver. 1.0 Application Note 143 Introduction In the Excalibur family of devices, an ARM922T processor, memory and peripherals are embedded
More informationManual Main PCB Small-MIDI 4
Index PARTLIST MAIN PCB... 2 INTRODUCTION... 3 GENERAL... 3 THE CIRCUIT... 3 ASSEMBLY KIT... 4 ASSEMBLY OF THE PCB... 4 An important tip...... 4 ASSEMBLY... 4 THE CONNECTORS... 4 Power supply J1... 4 IDC
More informationMicrotronix ViClaro II Development Board
Microtronix ViClaro II Development Board User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com Document Revision History This user guide provides basic information about using the
More informationGraduate Institute of Electronics Engineering, NTU Advanced VLSI SOPC design flow
Advanced VLSI SOPC design flow Advisor: Speaker: ACCESS IC LAB What s SOC? IP classification IP reusable & benefit Outline SOPC solution on FPGA SOPC design flow pp. 2 What s SOC? Definition of SOC Advantage
More informationPHYWORX. 10/100/1000 Ethernet PHY Daughter Board. Reference Guide
PHYWORX 10/100/1000 Ethernet PHY Daughter Board 1 CONTENTS 1 INTRODUCTION...4 2 FEATURES...5 3 BOARD COPONENTS DESCRIPTION...6 3.1 PINS AND SIGNALS...6 4 FPGA PINOUTS FOR SELECTED AIN-BOARDS...9 5 DIO
More informationIntel MAX 10 User Flash Memory User Guide
Intel MAX 10 User Flash Memory User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel MAX 10 User Flash Memory
More informationIntroduction to VHDL Design on Quartus II and DE2 Board
ECP3116 Digital Computer Design Lab Experiment Duration: 3 hours Introduction to VHDL Design on Quartus II and DE2 Board Objective To learn how to create projects using Quartus II, design circuits and
More informationMicrotronix ViClaro IV GX Camera Link Development Kit
Microtronix ViClaro IV GX Camera Link Development Kit User Manual Revision 1.6.1 Unit 126-4056 Meadowbrook Drive London, ON Canada N6L 1E3 www.microtronix.com Document Revision History This User Manual
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated
More informationChapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface...
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features...3 1.2 About the Kit...4 1.3 Getting Help...5 Chapter 2 ICB Architecture... 6 2.1 Layout and Components...6 2.2 Block Diagram of the ICB...7 Chapter
More informationChill Interface PCB Assembly Instructions
ExcelValley Chill Interface PCB Waveblaster Module MIDI Interface Board Chill Limited Edition V2 Assembly Kit Standalone midi interface board for Waveblaster synthesizer modules. Suitable for most Waveblaster
More informationBMC24. MIDI TO GATE CONVERTER DOCUMENTATION. This documentation is for use with the "Euro Style" bottom board.
BMC24. MIDI TO GATE CONVERTER DOCUMENTATION. This documentation is for use with the "Euro Style" bottom board. A. USING THE MIDI TO GATE CONVERTER B. PARTS LIST C. BUILDING INSTRUCTIONS D. SCHEMATICS Revision.
More informationMAX 10 User Flash Memory User Guide
MAX 10 User Flash Memory User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-M10UFM 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 User Flash Memory
More informationBuilding Embedded Processor Systems with SOPC Builder. Introduction. Background. and Excalibur Devices
Building Embedded Processor Systems with SOPC Builder and Excalibur Devices March 2003, ver. 1.0 Application Note 308 Introduction Altera Excalibur devices and SOPC Builder provide a powerful solution
More informationWeb Site: Forums: forums.parallax.com Sales: Technical:
Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (916) 624-8333 Fax: (916) 624-8003 Sales: (888) 512-1024 Tech Support: (888) 997-8267
More informationDEV-1 HamStack Development Board
Sierra Radio Systems DEV-1 HamStack Development Board Reference Manual Version 1.0 Contents Introduction Hardware Compiler overview Program structure Code examples Sample projects For more information,
More informationGeneric Serial Flash Interface Intel FPGA IP Core User Guide
Generic Serial Flash Interface Intel FPGA IP Core User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Generic
More information4. Configuring Cyclone II Devices
4. Configuring Cyclone II Devices CII51013-2.0 Introduction Cyclone II devices use SRAM cells to store configuration data. Since SRAM memory is volatile, configuration data must be downloaded to Cyclone
More informationUsing the Nios Development Board Configuration Controller Reference Designs
Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information
More informationMicrotronix Avalon I 2 C
Microtronix Avalon I 2 C User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com This user guide provides basic information about using the Microtronix Avalon I 2 C IP. The following
More information5. Configuring Cyclone FPGAs
5. Configuring Cyclone FPGAs C51013-1.5 Introduction You can configure Cyclone TM FPGAs using one of several configuration schemes, including the active serial (AS) configuration scheme. This scheme is
More informationSundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT939 Document Issue Number 1.1 Issue Data: 1th March 2012
More informationByteBlaster II Download Cable User Guide
ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright
More informationDEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP
DEVBOARD3 DATASHEET 10Mbits Ethernet & SD card PIC18F67J60 MICROCHIP Version 1.0 - March 2009 DEVBOARD3 Version 1.0 March 2009 Page 1 of 7 The DEVBOARD3 is a proto-typing board used to quickly and easily
More informationNios Development Board
Nios Development Board Reference Manual, Stratix Edition 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.2 Document Date: December 2003 Copyright Nios Development
More informationChapter 1 Introduction Features Getting Help Chapter 2 ICB Architecture Layout and Components...
1 CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 Getting Help... 3 Chapter 2 ICB Architecture... 4 2.1 Layout and Components... 4 2.2 Block Diagram of the ICB... 5 Chapter 3 Board Components...
More informationPRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.
PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. 1.0 Objectives In this lab you will get familiar with the concept of using the
More informationEvaluation Board for AD5371 EVAL-AD5371EBZ
Preliminary Technical Data FEATURES Full-Featured Evaluation Board for the AD5371 USB Interface PC Software for Register Programming Various Reference Voltages Available Stand-Alone Operation INTRODUCTION
More informationExcalibur Device Overview
May 2002, ver. 2.0 Data Sheet Features... Combination of a world-class RISC processor system with industryleading programmable logic on a single device Industry-standard ARM922T 32-bit RISC processor core
More informationPropIO V2 User Guide. Wayne Warthen RetroBrew Computers
PropIO V2 User Guide Wayne Warthen RetroBrew Computers August 25, 2017 Contents Summary... 2 Architecture... 3 Compatibility... 5 Construction... 5 Configuration... 8 Connectors... 8 Testing... 8 Usage...
More informationNios Development Kit, Stratix Edition
Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00
More informationMicrotronix ViClaro IV-GX Video Host Board
Microtronix ViClaro IV-GX Video Host Board USER MANUAL REVISION 1.0 4056 Meadowbrood Drive, Unit 126 London, ON, Canada N6L 1E3 www.microtronix.com Document Revision History This user guide provides basic
More information2001 Altera Corporation (1)
2001 Altera Corporation (1) SOPC Design Using ARM-Based Excalibur Devices Outline! ARM-based Devices Overview! Embedded Stripe! Excalibur MegaWizard! Verification Tools Bus Functional Model Full Stripe
More informationNIOS Character. Last updated 7/16/18
NIOS Character Last updated 7/16/18 Character Buffer Block Diagram CLK RST Clock Reset_bar CLK RST PLL 25MHz* CPU Onchip Memory JTAG UART Timer System ID S M S S S S S M S Character Buffer DMA Dual Port
More information3-D Accelerator on Chip
3-D Accelerator on Chip Third Prize 3-D Accelerator on Chip Institution: Participants: Instructor: Donga & Pusan University Young-Hee Won, Jin-Sung Park, Woo-Sung Moon Sam-Hak Jin Design Introduction Recently,
More informationDE2 Function Library Manual
ALTERA DE2 Function Library Version 1.0 A L T E R A D E 2 D E V E L O P M E N T B O A R D DE2 Function Library Manual Celoxica, the Celoxica logo and Handel-C are trademarks of Celoxica Limited. Altera,
More informationDesigning Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
More informationUser's Manual. Version 1.0
User's Manual Version 1.0 3307538 5.75" x 4.0 (146 mm x 101 mm) - All-In-One SBC with embedded FANLESS 300 MHz NS Geode CPU, Flat Panel/CRT SVGA, Dual 10/100 LAN, Audio, and Compact Flash Interfaces 3307538
More informationTerasic THDB- Terasic HSMC-DVI Daughter Board User Manual
Terasic THDB- HSMC-DVI Terasic HSMC-DVI Daughter Board User Manual Document Version 1.0.2 June. 25, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT...
More information4.1 Design Concept Demonstration for Altera DE2-115 FPGA Board Demonstration for Cyclone III Development Board...
CONTENTS CHAPTER 1 INTRODUCTION OF THE AHA-HSMC... 1 1.1 Features...1 1.2 About the KIT...2 1.3 Getting Help...3 CHAPTER 2 AHA CARD ARCHITECTURE... 4 2.1 Layout and Components...4 2.2 Block Diagram of
More informationExcalibur Solutions DPRAM Reference Design
Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and
More informationBUILDING YOUR KIT. For the Toadstool Mega328.
BUILDING YOUR KIT For the Toadstool Mega328 www.crash-bang.com @crashbang_proto This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. Congratulations! You re
More informationPost Tenebras Lab. Written By: Post Tenebras Lab
Post Tenebras Lab PTL-ino is an Arduino comptaible board, made entirely out of through-hole components. It is a perfect project to learn how to solder and start getting into the world of micro controllers.
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
More informationBeMicro Max 10 FPGA Evaluation Kit
BeMicro Max 10 FPGA Evaluation Kit Getting Started User Guide Version 14.0.2 10/3/2014 User Guide Table of Contents 1. OVERVIEW...2 1.1 Board Features... 2 1.2 Block Diagram... 3 1.3 Getting To Know Your
More informationEMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date:
EXPERIMENT # 7: VHDL and DE2 Board Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to create and modify
More informationDesigning with ALTERA SoC
Designing with ALTERA SoC תיאורהקורס קורסזהמספקאתכלהידע התיאורטיוהמעשילתכנוןרכיביSoC שלחברתALTERA תחתסביבת הפיתוחII.Quartus הקורסמשלב 60% תיאוריהו- 40% עבודה מעשית עללוחותפיתוח.SoC הקורסמתחילבסקירתמשפחותרכבי
More informationTechnical Description of LVDS to DVI Adapter (P/N )
Page 1 Technical Description of LVDS to DVI Adapter (P/N 104607) This adapter is designed to convert single or dual LVDS video into DVI-I format video. It accepts LVDS inputs from 20-85MHz (in dual pixel
More informationCustomizable Flash Programmer User Guide
Customizable Flash Programmer User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Customizable Flash Programmer Overview... 3 1.1. Device Family Support...3 1.2. Software Support...
More informationHigh Power (15W + 15W) Stereo Amplifier
High Power (15W + 15W) Stereo Amplifier Build Instructions Issue 1.0 Build Instructions Before you put any components in the board or pick up the soldering iron, just take a look at the Printed Circuit
More informationQUASAR PROJECT KIT # ATMEL AVR PROGRAMMER
This kit is a simple but powerful programmer for the Atmel AT90Sxxxx ( AVR ) family of microcontrollers. The Atmel AVR devices are a low-power CMOS 8-bit microcontroller using a RISC architecture. By executing
More informationCPLD board datasheet EB
CPLD board datasheet EB020-00-3 Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright
More informationTerasic THDB- Terasic HSMC-DVI Daughter Board User Manual
Terasic THDB- HSMC-DVI Terasic HSMC-DVI Daughter Board User Manual Document Version 1.0.1 June. 25, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT...
More informationThank you for purchasing the RGB Multi-MCU base and driver board from SuperTech-IT and TheLEDCube.com
CONGRATULATIONS Thank you for purchasing the RGB Multi-MCU base and driver board from SuperTech-IT and TheLEDCube.com In this document, MCU means Microcontroller such as the PIC32, ATmega328P, prototype
More informationAltera ASMI Parallel II IP Core User Guide
Altera ASMI Parallel II IP Core User Guide UG-20068 2017.05.08 Last updated for Intel Quartus Prime Design Suite: 17.0 Subscribe Send Feedback Contents Contents 1... 3 1.1 Ports...4 1.2 Parameters... 5
More informationSimple Excalibur System
Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on
More informationSymphony SoundBite Reference Manual
Symphony SoundBite Reference Manual Document Number: SNDBITERM Rev. 2.0 09/2008 Contents Section 1, Introduction page 2 Section 2, Functional Blocks page 3 Section 3, Configuration and Connections page
More informationTeratronik elektronische systeme gmbh. V4½-CPU Technical Data. Date:
Teratronik elektronische systeme gmbh Technical Data Date: 2008-11-26 Table of contents 1. 2. 3. 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 4. 4.1 4.2 4.3 4.4 Features...3 Views...4 Connector pinouts...6 J1 - board-to-board
More informationMICROTRONIX AVALON MULTI-PORT FRONT END IP CORE
MICROTRONIX AVALON MULTI-PORT FRONT END IP CORE USER MANUAL V1.0 Microtronix Datacom Ltd 126-4056 Meadowbrook Drive London, ON, Canada N5L 1E3 www.microtronix.com Document Revision History This user guide
More informationViCoN-Bot Tutorial. Users Guide Summer 2002 Version 1.0. Jeff Vickers Kwabena Bosompem Kevin Walker Andre Moore
ViCoN-Bot Tutorial Users Guide Summer 2002 Version 1.0 Jeff Vickers Kwabena Bosompem Kevin Walker Andre Moore Introduction This document gives instructions on how to make the ViCoN-Bot traverse a track
More informationDesign of Embedded Hardware and Firmware
Design of Embedded Hardware and Firmware Introduction on "System On Programmable Chip" NIOS II Avalon Bus - DMA Andres Upegui Laboratoire de Systèmes Numériques hepia/hes-so Geneva, Switzerland Embedded
More informationASMI Parallel II Intel FPGA IP Core User Guide
ASMI Parallel II Intel FPGA IP Core User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1.... 3 1.1. Ports...4 1.2.
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler November 2005, Compiler Version 3.2.0 Errata Sheet Introduction This document addresses known errata and documentation changes for version 3.2.0 of the DDR & DDR2 SDRAM
More informationSection II. Software Settings
Section II. Software Settings Configuration options can be set in the Quartus II and MAX+PLUS II development software. You can also specify which configuration file formats Quartus II or MAX+PLUS II generates.
More informationConfiguring APEX 20K, FLEX 10K & FLEX 6000 Devices
Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices December 1999, ver. 1.02 Application Note 116 Introduction APEX TM 20K, FLEX 10K, and FLEX 6000 devices can be configured using one of six configuration
More information13. Configuring Stratix & Stratix GX Devices
13. Configuring Stratix & Stratix GX Devices S52013-2.0 Introduction You can configure Stratix TM and Stratix GX devices using one of several configuration schemes. All configuration schemes use either
More informationSidewinder Development Board rev 1.0
33 Sidewinder Development Board rev 1.0 Features Altera MAX V CPLD 5M160ZT100C5 JTAG programmable USB programmable USB powered 12 On board LEDs 10 on board switches 3 RGB LEDs One 40 pin expansion headers
More informationImages Scientific OWI Robotic Arm Interface Kit (PC serial) Article
Images Scientific OWI Robotic Arm Interface Kit (PC serial) Article Images Company Robotic Arm PC Interface allows real time computer control and an interactive script writer/player for programming and
More informationNios Development Board, Stratix Edition
Nios Development Board, Stratix Edition January 2003, Version 1.0 Data Sheet Features A Stratix TM EP1S10F780C6 device 8 Mbytes of flash memory 1 Mbyte of static RAM 16 Mbytes of SDRAM On board logic for
More informationT Z JA WARNING: To avoid bus contention, plug in only ONE board (Ozy or Janus) when running loop-back tests in Test Fixture 1.
Ozy/Janus Test Plan v5.0 5/9/2007 Copyright 2007 Scotty Cowling, WA2DFI 1 Serialization Boards will be serialized per the following: T Z JA 1-001 T=TAPR build sponsor Z=Zephyr build engineering Serial
More informationThis manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
User manual SPC570S-DISP: Discovery+ Evaluation Board Introduction This manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
More informationMicrotronix Firefly II Module
Microtronix Firefly II Module USER MANUAL Revision 1.2.1 4056 Meadowbrook Dr. Unit 126 London, ON Canada N6L 1E3 www.microtronix.com This datasheet provides information regarding the Firefly II module.
More informationRX600. Direct Drive LCD KIT. Product Overview. Renesas Electronics America Inc. Carmelo Sansone. Tuesday, February, 2011 Rev. 1.
RX600 Direct Drive LCD KIT Product Overview Renesas Electronics America Inc. Carmelo Sansone Tuesday, February, 2011 Rev. 1.3 2010 Renesas Electronics America Inc. All rights reserved. 00000-A Outline
More information